54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54AC16373...WD PACKAGE

74AC16373...DL PACKAGE

SCAS121B - MARCH 1990 - REVISED APRIL 1996

- **Members of the Texas Instruments** Widebus™ Family
- **3-State True Outputs**
- **Full Parallel Access for Loading**
- Flow-Through Architecture Optimizes **PCB Layout**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center **Pin Spacings**

description

The 'AC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

(TOP VIEW) 10E 48 🛮 1LE 47 1D1 1Q1 2 1Q2 🛮 3 46 1D2 GND 1 4 45 GND 1Q3 🛮 5 44 🛮 1D3 1Q4 🛮 6 43 1D4 V_{CC} 🗓 7 42 V_{CC} 1Q5 🛮 8 41 1 1D5 1Q6 📙 9 40 1 1D6 GND [] 10 39 GND 1Q7 11 38 1D7 1Q8 🛮 12 37 ¶ 1D8

2Q1 13

GND [15

14

2Q2 🛭

2Q3 16 2Q4 [17 32 2D4 V_{CC} ☐ 18 31 V_{CC} 2Q5 [19 30 2D5 2Q6 [29 2D6 20 GND [] 21 28 GND 2Q7 **Π** 27 **□** 2D7 22 26 2D8 2Q8 23 2OE 24 25 2LE

36 🛛 2D1

35 ¶ 2D2

34 GND

33 | 2D3

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC16373 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




54AC16373, 74AC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCAS121B - MARCH 1990 - REVISED APRIL 1996

FUNCTION TABLE

	OUTPUT		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

54AC16373, 74AC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCAS121B - MARCH 1990 - REVISED APRIL 1996

logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

54AC16373, 74AC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCAS121B - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	54AC16373			74AC16373			
			MIN NOM MAX			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		3	5	5.5	3	5	5.5	V	
		VCC = 3 V	2.1			2.1				
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 5.5 V	3.85			3.85				
		V _{CC} = 3 V			0.9			0.9		
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V		Ž,	1.35			1.35	V	
		V _{CC} = 5.5 V		S	1.65			1.65		
٧ _I	Input voltage	•	0	Q.	Vcc	0		Vcc	V	
٧o	Output voltage		0	6	Vcc	0		Vcc	V	
		VCC = 3 V	ĝ		-4			-4		
IOH	High-level output current	V _{CC} = 4.5 V	8		-24			-24	mA	
		V _{CC} = 5.5 V	-		-24			-24		
		V _{CC} = 3 V			12			12		
IOL	Low-level output current	V _{CC} = 4.5 V		.2	24			24	mA	
		V _{CC} = 5.5 V	25.0	7.3	24			24		
Δt/Δν	Input transition rise or fall rate		0	-	10	0		10	ns/V	
ТД	Operating free-air temperature		-55	M.	125	-40		85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Van	T,	_A = 25°C	54AC	16373	74AC16373		UNIT
PARAMETER		Vcc	MIN	TYP MA	X MIN	MAX	MIN	MAX	UNIT
		3 V	2.9		2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
		5.5 V	5.4		5.4		5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.48		2.48		V
	lo 24 mA	4.5 V	3.94		3.8	4	3.8		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94		4.8	1/5	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V			3.85	2/2	3.85		
	Ι _Ο L = 50 μΑ	3 V		0.	1 ,	0.1		0.1	
		4.5 V		0.	1 5	0.1		0.1	
		5.5 V		0.	1 0	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V		0.3	6	0.44		0.44	V
	1- 04 mA	4.5 V		0.3	6	0.44		0.44	
	I _{OL} = 24 mA	5.5 V		0.3	6	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				1.65		1.65	
lį	V _I = V _{CC} or GND	5.5 V		±0.	1	±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V		±0.	5	±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8	80		80	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4.5					pF
Co	$V_O = V_{CC}$ or GND	5 V		12					pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC16373		74AC1	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	5		5	10°C	5		ns
t _{su}	Setup time, data before LE↓	1.5		1.5	11/2	1.5		ns
t _h	Hold time, data after LE↓	3		3		3		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC163		54AC16373 74AC16373		6373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	ONIT	
t _W	Pulse duration, LE high	4		4	10.71	4		ns	
t _{su}	Setup time, data before LE↓	1.5		1.5	11/2	1.5		ns	
th	Hold time, data after LE↓	2.5		2.5		2.5		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		_A = 25°C	C	54AC1	6373	74AC1	6373	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.7	10.6	13.4	3.7	15.1	3.7	15.1	ns
^t PHL	Ь	Q Q	4.3	11.3	14	4.3	14.8	4.3	14.8	115
t _{PLH}	LE	Q	4.6	12.9	15.8	4.6	18.6	4.6	18.6	ns
^t PHL	LL	ď	4.5	12.1	14.6	4.5	16.4	4.5	16.4	115
^t PZH	<u> </u>	Q	4.2	11.8	14.8	4.2	17.5	4.2	17.5	20
tPZL	OE	Q	5.4	16.3	19.8	5.4	22.3	5.4	22.3	ns
^t PHZ	ŌĒ	Q	4.2	7.9	9.5	4.2	10.2	4.2	10.2	ne
^t PLZ	OE .	Q	3.8	7.1	8.9	3.8	9.8	3.8	9.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	D	Q	3.1	6.7	8.5	3.1	9.7	3.1	9.7	ne
t _{PHL}		Q	3.5	7.3	9.1	3.5	10.1	3.5	10.1	ns
^t PLH	LE	Q	3.8	8.2	10.2	3.8	11.9	3.8	11.9	no
t _{PHL}		l Q	Q	3.6	7.8	9.7	3.6	10.9	3.6	10.9
^t PZH		Q	3.5	7.4	9.4	3.5	10.8	3.5	10.8	ns
^t PZL	ŌĒ	Q Q	4.3	9.1	11.3	4.3	12.8	4.3	12.8	115
^t PHZ	ŌĒ	OF Q	3.9	6.6	8	3.9	8.8	3.9	8.8	ns
t _{PLZ}	OE	ų ,	3.7	5.9	7.4	3.7	8.1	3.7	8.1	115

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT	
	Power dissinction conscitance per letch	Outputs enabled	C ₁ = 50 pF,	f = 1 MHz	43	nE.
Cpo	d Power dissipation capacitance per latch	Outputs disabled	CL = 50 pr,	I = I IVIIIZ	5	pF


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16373, 74AC16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

