

April 1988 Revised August 1999

74F545

Octal Bidirectional Transceiver with 3-STATE Outputs

General Description

The 74F545 is an 8-bit, 3-STATE, high-speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24 mA bus drive capability on the A Ports and 64 mA bus drive capability on the B Ports.

One input, Transmit/Receive (T/\overline{R}) determines the direction of logic signals through the bidirectional transceiver. Transmit enables data from A-to-B Ports; Receive enables data from B-to-A Ports. The Output Enable input disables both A and B Ports by placing them in a 3-STATE condition.

Features


- Higher drive than 8304
- 8-bit bidirectional data flow reduces system package
- 3-STATE inputs/outputs for interfacing with bus-oriented systems
- 24 mA and 64 mA bus drive capability on A and B Ports, respectively
- Transmit/Receive and Output Enable simplify control logic
- Guaranteed 4000V minimum ESD protection

Ordering Code:


		30
Order Number	Package Number	Package Description
74F545SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F545PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out


Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA		
T/R	Transmit/Receive Input	1.0/2.0	20 μA/–1.2 mA		
A ₀ -A ₇	Side A 3-STATE Inputs or	3.5/1.083	70 μΑ/–650 μΑ		
	3-STATE Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)		
B ₀ –B ₇	Side B 3-STATE Inputs or	3.5/1.083	70 μΑ/–650 μΑ		
	3-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)		

Truth Table

Inp	uts	Outputs				
ŌĒ	T/R	3 /1				
L	L	Bus B Data to Bus A				
L	Н	Bus A Data to Bus B				
Н	Х	High Z				

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Logic Diagram



Absolute Maximum Ratings(Note 1)

-65°C to +150°C

-0.5V to +5.5V

Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

Storage Temperature

in HIGH State (with $\rm V_{CC} = 0V)$ Standard Output $\rm -0.5V$ to $\rm V_{CC}$

3-STATE Output
Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V


Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
V _{IH}	Input HIGH Voltage		2.0			V	-	Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA (OE, T/R)
V _{OH}	Output HIGH 109	% V _{CC}	2.5		CIL			$I_{OH} = -1 \text{ mA } (A_n)$
	Voltage 10%	% V _{CC}	2.4		-	O.		$I_{OH} = -3 \text{ mA } (A_n)$
	109	% V _{CC}	2.0			V	Min	$I_{OH} = -15 \text{ mA } (B_n)$
	5%	% V _{CC}	2.7					$I_{OH} = -1 \text{ mA } (A_n)$
	5%	% V _{CC}	2.7					$I_{OH} = -3 \text{ mA } (A_n)$
V _{OL}	Output LOW 10%	% V _{CC}			0.5	V	Min	$I_{OL} = 24 \text{ mA } (A_n)$
	Voltage 109	% V _{CC}			0.55	V	IVIIN	$I_{OL} = 64 \text{ mA } (B_n)$
I _{IH}	Input HIGH				5.0		Mov	V _{IN} = 2.7V (OE , T/ R)
	Current				5.0	μА	Max	V _{IN} = 2.7 V (OE, 1/R)
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V (OE , T/ R)
	Breakdown Test				7.0	μА	IVIAX	V _{IN} = 7.0V (OE, 1/K)
I _{BVIT}	Input HIGH Current				0.5	mA	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown (I/O)				0.5	IIIA	IVIAA	$V_{\rm IN} = 3.3 V (A_{\rm n}, D_{\rm n})$
I _{CEX}	Output HIGH				50	μА	Max	V _{OLIT} = V _{CC}
	Leakage Current				30	μΛ	IVIAA	VOUT - VCC
V_{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
	Test		4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current				0.70	μπ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-1.2	mA	Max	$V_{IN} = 0.5V (\overline{OE}, T/\overline{R})$
I _{IH} + I _{OZH}	Output Leakage Current				70	μА	Max	$V_{OUT} = 2.7V (A_n, B_n)$
I _{IL} + I _{OZL}	Output Leakage Current				-650	μА	Max	$V_{OUT} = 0.5V (A_n, B_n)$
Ios	Output Short-Circuit Current		-60	-150	mA	Max	$V_{OUT} = 0V (A_n)$	
			-100		-225	IIIA	IVIAX	$V_{OUT} = 0V (B_n)$
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current			70	90	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			95	120	mA	Max	$V_O = LOW$
I _{CCZ}	Power Supply Current			85	110	mA	Max	V _O = HIGH Z

AC E	lectrical Characte	ristics							
	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF	
Symbol									
		Min	Тур	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	2.5	4.2	6.0	2.0	7.5	2.5	7.0	ns
t _{PHL}	A_n to B_n or B_n to A_n	2.5	4.6	6.0	2.0	7.5	2.5	7.0	115
t _{PZH}	Output Enable Time	3.0	5.3	7.0	2.5	9.0	3.0	8.0	
t _{PZL}		3.5	6.0	8.0	3.0	10.0	3.5	9.0	ns
t _{PHZ}	Output Disable Time	3.0	5.0	6.5	2.5	9.0	3.0	7.5	115
t _{PI 7}		2.0	5.0	6.5	2.0	10.0	2.0	7.5	







20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com