SN54ABTH16245 ... WD PACKAGE

SN74ABTH16245... DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR 1

1B1 2

1B2

GND 4

1B3 5

1B4 6

V_{CC} []7

1B5 8

1B6 🛛 9

GND 10

1B7 🛛 11

1B8 12

2B1 13

2B2 🛿 14

GND 15

2B3 16

2B4 17

V_{CC} 18

2B5 🛛 19

2B6 20

GND 21

2B7 222

2B8 23

2DIR 224

SCBS662I - MARCH 1996 - REVISED MARCH 1999

48 1 1 OE

47 📙 1A1

46 1A2

45 GND

44 🛛 1A3

43 **1**A4

42 🛛 V_{CC}

41 1A5

40 🛛 1A6

39 🛛 GND

38 📙 1A7

37 🛛 1A8

36 2A1

35 🛛 2A2

34 GND

33 2A3

32 2A4

31 🛛 V_{CC}

30 🛛 2A5

29 2A6

28 GND

27 27 2A7

26 2A8

25 20E

- Members of the Texas Instruments *Widebus*[™] Family
- State-of-the-Art *EPIC-IIB*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABTH16245 devices are 16-bit noninverting 3-state transceivers that provide synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so that the buses are effectively isolated.

Com.G.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH16245 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABTH16245 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS662I - MARCH 1996 - REVISED MARCH 1999

FUNCTION TABLE (each 8-bit section)

| INP | UTS | | | | | | | |
|-----|-----|-----------------|--|--|--|--|--|--|
| OE | DIR | OPERATION | | | | | | |
| L | L | B data to A bus | | | | | | |
| L | н | A data to B bus | | | | | | |
| н | Х | Isolation | | | | | | |


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS662I - MARCH 1996 - REVISED MARCH 1999



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | | 36. 10 | |
|-------|--|--------------|-----------------|
| Sup | pply voltage range, V _{CC} | | –0.5 V to 7 V |
| Inpu | ut voltage range, VI (except I/O ports) (see Note 1) | | –0.5 V to 7 V |
| Volta | tage range applied to any output in the high or power-o | ff state, Vo | –0.5 V to 5.5 V |
| Curr | rrent into any output in the low state, IO: SN54ABTH16 | 3245 | 96 mA |
| | SN74ABTH16 | 5245 | 128 mA |
| Inpu | ut clamp current, IIK (VI < 0) | | –18 mA |
| Outp | tput clamp current, I_{OK} (V _O < 0) | | |
| Pac | ckage thermal impedance, θ _{JA} (see Note 2): DGG pac | kage | |
| | DGV pack | kage | 93°C/W |
| | DL packa | ge | |
| Stor | prage temperature range, T _{sto} | - | –65°C to 150°C |
| | | | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

| | | | SN54ABT | H16245 | SN74ABTI | 116245 | UNIT |
|--------------------------------|------------------------------------|-----------------|---------|--------|----------|--------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} Supply voltage | | | | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | V | |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | V | |
| VI | Input voltage | 0 | VCC | 0 | VCC | V | |
| ЮН | High-level output current | | | -24 | | -32 | mA |
| IOL | Low-level output current | | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | °C | |

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54ABTH16245, SN74ABTH16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS662I – MARCH 1996 – REVISED MARCH 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | T _A = 25°C | | | SN54ABT | 116245 | SN74ABTH | 116245 | | |
|------------------|-------------------------|--|--|-----------------------|------------------|-------|---------|--------|----------|--------|----|--|
| PAP | RAMEIER | TEST CONDITIONS | | MIN | TYP [†] | MAX | MIN | MAX | MIN | MAX | | |
| VIK | | V _{CC} = 4.5 V, | l _l = –18 mA | | | -1.2 | | -1.2 | | -1.2 | V | |
| | | V _{CC} = 4.5 V, | I _{OH} = –3 mA | 2.5 | | | 2.5 | | 2.5 | | | |
| | | V _{CC} = 5 V, | I _{OH} = -3 mA | 3 | | | 3 | | 3 | | | |
| Vон | | | I _{OH} = -24 mA | 2 | | | 2 | | | | V | |
| | | V _{CC} = 4.5 V | I _{OH} = -32 mA | 2* | | | | | 2 | | | |
| Vai | | | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | v | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | V | |
| V _{hys} | | | | | 100 | | | | | | mV | |
| l <u>ı</u> | Control inputs | V _{CC} = 5.5 V, | VI = VCC or GND | | | ±1 | | ±1 | | ±1 | μA | |
| • | A or B ports | | | | | ±100 | | ±100 | | ±100 | • | |
| | | VI = 0.8 V | 100 | | | 100 | | 100 | | μA | | |
| l(hold) | | $V_{CC} = 4.5 V$ | V _I = 2 V | -100 | | | -100 | | -100 | | | |
| | | V _{CC} = 0 to 1.9 V | $V_{O} = 0.5$ V to 2.7 V, | | | ±50** | 10-10- | ±50** | | | μA | |
| IOZPL | J | $V_{CC} = 0 \text{ to } 2.1 \text{ V}$ | OE = X | | | ±50 | | | | ±50 | μΑ | |
| | | V _{CC} = 1.9 V to 0 | $V_0 = 0.5 \text{ V to } 2.7 \text{ V},$ | | | ±50** | 1 | ±50** | | | μA | |
| IOZPE |) | $V_{CC} = 2.1 V \text{ to } 0$ | OE = X | ±50 | | | ±50 | | μΑ | | | |
| loff | | $V_{CC} = 0,$ | VI or VO \leq 4.5 V | | | ±100 | | | | ±100 | μΑ | |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μA | |
| 10‡ | | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA | |
| | | V _{CC} = 5.5 V, | Outputs high | | | 2 | | 2 | | 2 | | |
| ICC | A or B ports | $I_{O} = 0,$ | Outputs low | | | 32 | | 32 | | 32 | mA | |
| | $V_{I} = V_{CC}$ or GND | Outputs disabled | | | 2 | | 2 | | 2 | | | |
| ∆ICC§ | 3 | $V_{CC} = 5.5 V$, One in Other inputs at V_{CC} | | | | 1.5 | | 1.5 | | 1.5 | mA | |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | 3 | | | | | | pF | |
| Cio | A or B ports | V _O = 2.5 V or 0.5 V | , | | 6 | | | | | | pF | |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 5 V.

* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | Vo T _A | CC = 5 V ∖ = 25°C | l, ; | MIN | МАХ | UNIT |
|------------------|-----------------|----------------|----------------------|----------------------|---------|-----|-----|------|
| | | | MIN | TYP | MAX | | | |
| tPLH | A or B | B or A | 1 | 2.2 | 3.6 | 0.5 | 4.1 | ns |
| ^t PHL | AUD | BUIA | 1 | 2.3 | 3.8 | 0.5 | 4.4 | 115 |
| ^t PZH | OE | B or A | 1 | 3.6 | 5.2 | 0.8 | 6.4 | ns |
| tPZL | ÛE | BUIA | 1 | 3.7 | 6.1 | 0.9 | 6.5 | 115 |
| ^t PHZ | OE | B or A | 2 | 4.4 | 6.7 | 1.3 | 7.9 | ns |
| tPLZ | UE | BUIA | 1.5 | 3.3 | 4.7 | 1.4 | 5.6 | 115 |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | Vc T _A | C = 5 V = 25°C | , ; | MIN | МАХ | UNIT |
|------------------|-----------------|----------------|----------------------|-------------------|--------|-----|-----|------|
| | | A St | MIN | TYP | MAX | | | |
| ^t PLH | A or B | BorA | 1 | 2.2 | 3.4 | 1 | 3.9 | ns |
| ^t PHL | AUB | | 1 | 2.3 | 3.7 | 1 | 4.2 | 115 |
| ^t PZH | OE | B or A | 1 | 3.6 | 5.2 | 1 | 6.3 | ns |
| ^t PZL | UE | BULA | 1 | 3.7 | 5.4 | 1 | 6.4 | 115 |
| ^t PHZ | OE | B or A | 2 | 4.4 | 5.8 | 2 | 6.3 | - |
| ^t PLZ | ÛE | BUIA | 1.5 | 3.3 | 4.7 | 1.5 | 5.2 | ns |
| | 3 | | | | | | | |



SCBS662I - MARCH 1996 - REVISED MARCH 1999



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns. t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



29-Jun-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 5962-9762501QXA | ACTIVE | CFP | WD | 48 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 74ABTH16245DGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ABTH16245DGVRE4 | ACTIVE | TVSOP | DGV | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ABTH16245DLRG4 | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABTH16245DGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABTH16245DGVR | ACTIVE | TVSOP | DGV | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABTH16245DL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABTH16245DLG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABTH16245DLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ABTH16245WD | ACTIVE | CFP | WD | 48 | 1 | TBD | A42 SNPB | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead **F**ree" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).


WD (R-GDFP-F**)


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO -146AA GDFP1-F56 and JEDEC MO -146AB



MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless