### INTEGRATED CIRCUITS

# DATA SHEET



74LV574
Octal D-type flip-flop;
positive edge-trigger (3-State)

Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook





# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### **FEATURES**

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7V and V<sub>CC</sub> = 3.6V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8V at V<sub>CC</sub> = 3.3V,  $T_{amb} = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2V at V<sub>CC</sub> = 3.3V,  $T_{amb} = 25^{\circ}C$
- Common 3-State output enable input
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

#### **DESCRIPTION**

The 74LV574 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT574.

The 74LV574 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and non-inverting 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition.

When  $\overline{\text{OE}}$  is LOW, the contents of the eight flip-flops is available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the flip-flops.

- B

#### **QUICK REFERENCE DATA**

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15pF V <sub>CC</sub> = 3.3V	13	ns
f <sub>max</sub>	Maximum clock frequency	$C_L = 15pF, V_{CC} = 3.3V$	77	MHz
C <sub>I</sub>	Input capacitance	10	3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per flip-flop	Notes 1 and 2	25	pF

#### NOTES:

- 1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W) P<sub>D</sub> = C<sub>PD</sub> × V<sub>CC</sub><sup>2</sup> x f<sub>i</sub> +  $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) where: f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF; f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;  $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of the outputs.
- 2. The condition is  $V_I = GND$  to  $V_{CC}$

#### ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic DIL	–40°C to +125°C	74LV574 N	74LV574 N	SOT146-1
20-Pin Plastic SO	–40°C to +125°C	74LV574 D	74LV574 D	SOT163-1
20-Pin Plastic SSOP Type II	–40°C to +125°C	74LV574 DB	74LV574 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV574 PW	74LV574PW DH	SOT360-1

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enabled input (active LOW)
2, 3, 4, 5, 6, 7, 8, 9	D0-D7	Data inputs
19, 18, 17, 16, 15, 14, 13, 12	Q0-Q7	3-State flip-flop outputs
10	GND	Ground (0V)
11	СР	Clock input (LOW-to-HIGH, edge-triggered)
20	VCC	Positive supply voltage

#### **FUNCTION TABLE**


	OPERATING	11	NPUT:	S	INTERNAL	OUTPUTS	
	MODES	OE	СР	Dn	FLIP-FLOPS	Q0 to Q7	
L	Load and read register		$\uparrow$	l h	L H	L H	
	Load register and disable outputs		$\uparrow$	l h	L H	Z Z	

- Н HIGH voltage level h
  - HIGH voltage level one set-up time prior to the LOW-to-HIĞH CP transition
- LOW voltage level
  - LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
- Ζ = High impedance OFF-state
- = LOW-to-HIGH clock transition


# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574


#### **PIN CONFIGURATION**




#### LOGIC SYMBOL (IEEE/IEC)



#### **LOGIC SYMBOL**






# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### **LOGIC DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS1, 2

		all and a second		SV00342
n accordance	E MAXIMUM RATINGS <sup>1</sup> , 2 e with the Absolute Maximum Rating System (IEC referenced to GND (ground = 0V)	134)		
SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
±I <sub>IK</sub>	DC input diode current	$V_{ } < -0.5 \text{ or } V_{ } > V_{CC} + 0.5V$	20	mA
±lok	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
±ΙΟ	DC output source or sink current  – bus driver outputs	-0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V	35	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with –bus driver outputs		70	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  –plastic DIL  –plastic mini-pack (SO)  –plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note <sup>1</sup>	1.0	3.3	5.5	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$ $V_{CC} = 3.6V \text{ to } 5.5V$	- - - -	- - - -	500 200 100 50	ns/V

#### NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 5.5V.

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

					LIMITS			]
SYMBOL	PARAMETER	TEST CONDITIONS	-40	)°C to +8	5°C	-40°C to	+125°C	ואט [
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	]
		V <sub>CC</sub> = 1.2V	0.9			0.9		
$V_{IH}$	HIGH level Input	V <sub>CC</sub> = 2.0V	1.4			1.4		$]_{\vee}$
VIН	voltage	$V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	2.0			2.0		]
		V <sub>CC</sub> = 4.5 to 5.5V	0.7*V <sub>CC</sub>			0.7*V <sub>CC</sub>		1
		V <sub>CC</sub> = 1.2V			0.3		0.3	П
$V_{IL}$	LOW level Input	V <sub>CC</sub> = 2.0V			0.6		0.6	$]_{\ \ \lor}$
۷IL	voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8		0.8	1 °
		V <sub>CC</sub> = 4.5 to 5.5			0.3*V <sub>CC</sub>		0.3*V <sub>CC</sub>	1
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				П
		$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	1.8	2.0		1.8		1
	HIGH level output voltage; all outputs	$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7	5	2.5		1
$V_{OH}$	voltage, all outputs	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $-I_O = 100\mu A$	2.8	3.0	-	2.8		1 v
VOH		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	4.3	4.5	717	4.3		1 °
	HIGH level output voltage; BUS driver	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 8\text{mA}$	<b>2</b> .40	2.82		2.20		]
	outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 16\text{mA}$	3.60	4.20		3.50		]
		$V_{CC} = 1.2V$ ; $V_{I} = V_{IH}$ or $V_{IL}$ ; $I_{O} = 100\mu A$		0		<b></b>		$\vdash$
		$V_{CC} = 2.0V; V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 100 \mu A$		0	0.2		0.2	1
	LOW level output voltage; all outputs	$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100\mu A$		0	0.2		0.2	1
$V_{OL}$	voitage, all outputs	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1 ,
VOL		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	1
	LOW level output	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 8\text{mA}$		0.20	0.40		0.50	1
	voltage; BUS driver outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 16\text{mA}$		0.35	0.55		0.65	1
II	Input leakage current	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			1.0		1.0	μΑ
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 5.5V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND			5		10	μ
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		160	μ
$\Delta I_{CC}$	Additional quiescent supply current per input	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V$			500		850	μA

NOTE:
1. All typical values are measured at T<sub>amb</sub> = 25°C.

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### **AC CHARACTERISTICS**

 $\label{eq:gnd} \text{GND} = \text{0V; } t_r = t_f \leq \text{2.5ns; } C_L = \text{50pF; } R_L = \text{1K}\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	LIMITS 40 to +85 °	С	LIM -40 to -	IITS +125 °C	UNIT
			V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	
			1.2	-	80	_	-	-	
			2.0	-	27	34	-	43	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Qn	Figure 1, 4	2.7	-	20	25	-	31	ns
	01 10 411		3.0 to 3.6	_	15 <sup>2</sup>	20	_	25	
			4.5 to 5.5	_	_	17	_	21	
			1.2	_	70	_	_	-	
	3-State output		2.0	_	24	34	_	43	
t <sub>PZH</sub> /t <sub>PZL</sub>	enable time	Figure 2, 4	2.7	_	18	25	_	31	ns
	OE to Qn		3.0 to 3.6	_	13 <sup>2</sup>	20	_	25	
			4.5 to 5.5	_	=	17	_	21	
			1.2	_	75	_	_	_	
	3-State output		2.0	3,1	27	27	_	34	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	disable time	Figure 2, 4	2.7	E - 34	21	21	_	26	ns
	OE to Qn		3.0 to 3.6	-	16 <sup>2</sup>	17	_	21	
			4.5 to 5.5	4	_	15	_	18	
	Clask mulas width		2.0	34	9	-	41	_	
t <sub>W</sub>	Clock pulse width HIGH or LOW	Figure 1	2.7	25	6	_	30	_	ns
			3.0 to 3.6	20	5 <sup>2</sup>	_	24	_	
			1.2	_	10	-	_	_	
t <sub>su</sub>	Set-up time	Figure 3	2.0	22	4	_	26	_	ns
<sup>L</sup> SU	Dn to CP	rigule 3	2.7	16	3	_	19	_	113
			3.0 to 3.6	13	2 <sup>2</sup>	_	15	_	
			1.2	_	-10	_	_	_	
t.	Hold time	Figure 3	2.0	5	-4	_	5	_	ns
t <sub>h</sub>	Dn to CP	i iguie 3	2.7	5	-3	-	5	_	113
			3.0 to 3.6	5	-2 <sup>2</sup>	-	5	_	
	Marrian una ala ala		2.0	15	40	-	12	_	
f <sub>max</sub>	Maximum clock pulse frequency	Figure 1	2.7	19	58	-	16	-	MHz
	,		3.0 to 3.6	24	70 <sup>2</sup>	_	20	-	

### NOTE:

Unless otherwise stated, all typical values are at T<sub>amb</sub> = 25°C.
 Typical value measured at V<sub>CC</sub> = 3.3V.

## Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### **AC WAVEFORMS**

 $V_{M}$  = 1.5V at  $V_{CC} \ge 2.7V$  and  $\le 3.6V$  $V_{M} = 0.5 * V_{CC}$  at  $V_{CC} < 2.7V$  and  $\geq 4.5V$ 

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.

 $V_X$  =  $V_{OL}$  + 0.3V at  $V_{CC}$   $\geq$  2.7V and  $\leq$  3.6V

 $V_X = V_{OL} + 0.1V_{CC}$  at  $V_{CC} < 2.7V$  and  $\geq 4.5V$ 

 $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \ge 2.7V$  and  $\le 3.6V$ 

 $V_Y = V_{OH} - 0.1V_{CC}$  at  $V_{CC} < 2.7V$  and  $\geq 4.5V$ 




Figure 1. Clock (CP) to output (Qn) propagation delays, the clock pulse (CP) and the maximum clock pulse frequency




Figure 2. 3-state enable and disable times




Figure 3. Data set-up and hold times for the Dn input to the CP input

The shaded areas indicate when the input is permitted to change for predictable output performance.

#### **TEST CIRCUIT**





Figure 4. Load circuitry for switching times

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

### DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

DIMENTOR	•														
UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	OUTLINE REFERENCES		EUROPEAN	ISSUE DATE		
VERSION	IEC	IEC JEDEC EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603		<del>-92-11-17</del> 95-05-24	


1998 Jun 10 8

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			<del>-92-11-17</del> 95-01-24


1998 Jun 10 9

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	Α1	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT339-1		MO-150AE				<del>-93-09-08</del> 95-02-04

# Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574

#### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUEDATE
SOT360-1		MO-153AC				<del>93-06-16</del> 95-02-04

1998 Jun 10 11

### Octal D-type flip-flop; positive edge-trigger (3-State)

74LV574



Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full <b>Production</b>	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04454

Let's make things better.

Philips Semiconductors



