

November 2001 Revised November 2001

## 74ALVC16841

# Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The ALVC16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable  $(\overline{\text{OE}})$  is LOW. When  $\overline{\text{OE}}$  is HIGH, the outputs are in a high impedance state.

The 74ALVC16841 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74ALVC16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.65V-3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $\blacksquare$  t<sub>PD</sub> (D<sub>n</sub> to O<sub>n</sub>)
  - 3.5 ns max for 3.0V to 3.6V  $V_{CC}$  3.9 ns max for 2.3V to 2.7V  $V_{CC}$
  - 6.8 ns max for 1.65V to 1.95V  $\rm V_{CC}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $\text{V}_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

#### **Ordering Code:**

	_			
Order Number	Packa	ige Nu	mber	Package Description
74ALVC16841MTD	1	MTD56		56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE <sub>n</sub>	Latch Enable Input
D <sub>0</sub> -D <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

## **Connection Diagram**

	_	. ,		
ŌĒ, —	1	$\cup$	56	− LE <sub>1</sub>
o <sub>0</sub> —	2		55	— D <sub>0</sub>
o <sub>1</sub> —	3		54	— D <sub>1</sub>
GND -	4		53	— GNE
o <sub>2</sub> —	5		52	— D <sub>2</sub>
o <sub>3</sub> —	6		51	— D <sub>3</sub>
v <sub>cc</sub> —	7		50	- v <sub>cc</sub>
04 -	8		49	— D₄
o <sub>5</sub> —	9		48	— D <sub>5</sub>
o <sub>6</sub> —	10		47	— D <sub>6</sub>
GND -	11		46	— GNE
07 —	12		45	— D <sub>7</sub>
08 —	13		44	— D <sub>8</sub>
o <sub>9</sub> —	14		43	— D <sub>9</sub>
010 -	15		42	— D <sub>10</sub>
011-	16		4.1	— D <sub>1 1</sub>
012 -	17		40	- D <sub>12</sub>
GND -	18		39	— GNC
013 -	19		38	- D <sub>13</sub>
014 -	20		37	— D <sub>1 4</sub>
015 —	21		36	— D <sub>15</sub>
v <sub>cc</sub> —	22		35	- v <sub>cc</sub>
0,6	23		34	— D <sub>16</sub>
017 -	24		33	— D <sub>17</sub>
GND —	25		32	— GNE
018 -	26		31	— D <sub>18</sub>
0,9	27		30	— D <sub>19</sub>
ŌE <sub>2</sub> —	28		29	- LE <sub>2</sub>
ı				I

#### **Truth Tables**

_				
		Inputs		Outputs
	LE <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> -D <sub>9</sub>	O <sub>0</sub> -O <sub>9</sub>
Ī	Х	Н	Х	Z
	Н	L	L	L
	Н	L	Н	Н
	L	L	Х	On

	Inputs		Outputs
LE <sub>2</sub>	OE <sub>2</sub>	D <sub>10</sub> -D <sub>19</sub>	O <sub>10</sub> -O <sub>19</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L.a	X	$O_0$


- H = HIGH Voltage Level
- H = HIGH voltage Level
  L = LOW Voltage Level
  X = Immaterial (HIGH or LOW, inputs may not float)
- = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable


## **Functional Description**

The 74ALVC16841 contains twenty D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the  $\rm D_n$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its

D-type input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition on LE<sub>n</sub>. The 3-STATE outputs  $\underline{are}$  controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW the standard outputs are in the 2-state mode. When  $\overline{\text{OE}}_{n}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Logic Diagram**





#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) -0.5V to 4.6V Output Voltage (V<sub>O</sub>) (Note 3) -0.5V to  $V_{CC}$  +0.5V

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$ -50 mA

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} < 0V$ -50 mA

DC Output Source/Sink Current

±50 mA  $(I_{OH}/I_{OL})$ 

DC  $V_{CC}$  or GND Current per

Supply Pin ( $I_{CC}$  or GND) ±100 mA Storage Temperature Range (T<sub>STG</sub>)

-65°C to +150°C

### **Recommended Operating** Conditions (Note 4)

Power Supply

1.65V to 3.6V Operating Input Voltage (V<sub>I</sub>) 0V to  $V_{CC}$ 0V to  $V_{\mbox{\footnotesize CC}}$ Output Voltage (V<sub>O</sub>)

-40°C to +85°C Free Air Operating Temperature (T<sub>A</sub>)

Minimum Input Edge Rate (Δt/ΔV)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$  to 2.0 V,  $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage	36.75	1.65 -1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V <sub>CC</sub> 1.7 2.0		٧
V <sub>IL</sub>	LOW Level Input Voltage	N .c	1.65 -1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V <sub>CC</sub> 0.7 0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$ $I_{OH} = -4 \text{mA}$	1.65 - 3.6 1.65	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	2.3 2.3 2.7	2 1.7 2.2		V
		I <sub>OH</sub> = -24 mA	3.0	2.4		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$ $I_{OL} = 4 \text{ mA}$	1.65 - 3.6 1.65		0.2 0.45	
		$I_{OL} = 6 \text{ mA}$ $I_{OL} = 12\text{mA}$	2.3 2.3 2.7		0.4 0.7 0.4	V
		I <sub>OL</sub> = 24 mA	3		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

## **AC Electrical Characteristics**

		T <sub>A</sub> = $-40$ °C to $+85$ °C, R <sub>L</sub> = $500\Omega$								
Symbol	Parameter	C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF				Units
Symbol	r ai ailletei	V $_{CC}$ = 3.3V $\pm$ 0.3V		V <sub>CC</sub> = 2.7V		V $_{CC}$ = 2.5V $\pm$ 0.2V		$V_{CC} = 1.8V \pm 0.15V$		UiillS
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.3	3.5	1.5	3.9	1.0	3.4	1.5	6.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.5		1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		1.0		ns

## Capacitance

Symbol	Parameter		Conditions	A	T <sub>A</sub> = -	Units		
Symbol	Farameter		Conditions		V <sub>cc</sub>	Typical	Units	
C <sub>IN</sub>	Input Capacitance		$V_I = 0V$ or $V_{CC}$		3.3	6	pF	
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$		3.3	7	pF	
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 50 pF		3.3	20	pF	
			4.36		2.5	20	þг	
		311						

## **AC Loading and Waveforms**




TABLE 1. Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}$ , $t_{PLZ}$	$V_L$
$t_{PZH}$ , $t_{PHZ}$	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz;  $t_f=t_f=$  2ns;  $Z_0=50\Omega)$ 

Symbol	V <sub>cc</sub>							
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V				
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V				
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> - 0.15V	V <sub>OH</sub> – 0.15V				
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2				



FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\mbox{\scriptsize rec}}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com