54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

54ACT16823 . . . WD PACKAGE

74ACT16823 . . . DL PACKAGE

(TOP VIEW)

SCAS160A - APRIL 1991 - REVISED APRIL 1996

- Members of the Texas Instruments *Widebus™* Family
- Inputs Are TTL-Voltage Compatible
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

The 'ACT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

	-U		
1CLR			1CLK
1 0E			1CLKEN
1Q1			1D1
GND			GND
1Q2			1D2
1Q3		51	1D3
v _{cc} [7	50	V _{CC}
1Q4 L	8		1D4
1Q5 🛛			1D5
1Q6			1D6
GND			GND
1Q7			1D7
1Q8			1D8
1Q9			1D9
2Q1	15		2D1
2Q2			2D2
203		40	2D3
SND GND			GND
2Q4			2D4
2Q5	20	37	2D5
2Q6 🛛			2D6
V _{CC}	22	35	V _{CC}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9 [26	31	2D9
2 <u>0</u> E	27	30	2CLKEN

2CLR 28

29 20LK

A buffered output-enable (\overline{OE}) input can be used to place the outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16823 is packaged in the TI shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16823 is characterized for operation over the full military temperature range of 55°C to 125°C. The 74ACT16823 is characterized for operation from -40°C to 85°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160A - APRIL 1991 - REVISED APRIL 1996

FUNCTION TABLE (each 9-bit stage)										
	OUTPUT									
OE	CLR	CLKEN	CLK	D	Q					
L	L	Х	Х	Х	L					
L	Н	L	\uparrow	Н	н					
L	Н	L	\uparrow	L	L					
L	Н	L	L	Х	Q ₀					
L	Н	н	Х	Х	Q ₀ Q ₀					
Н	Х	Х	Х	Х	Z					


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



54ACT16823, 74ACT16823 **18-BIT BUS-INTERFACE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCAS160A – APRIL 1991 – REVISED APRIL 1996



logic diagram (positive logic)

To Eight Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)0	.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0	.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±450 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 2)

		54	ACT16823	74	ACT16823	UNIT
		MIN	NOM MAX	MIN	NOM MAX	UNIT
Vcc	Supply voltage	4.5	5 5.5	4.5	5 5.5	V
VIH	High-level input voltage	2	12	2		V
VIL	Low-level input voltage	-0	0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
Vo	Output voltage	0	V _{CC}	0	VCC	V
ЮН	High-level output current				-24	mA
IOL	Low-level output current	02	24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54ACT16823, 74ACT16823 **18-BIT BUS-INTERFACE FLIP-FLOPS** WITH 3-STATE OUTPUTS SCAS160A – APRIL 1991 – REVISED APRIL 1996

	TEST CONDITIONS	N.	Т	₄ = 25°C	;	54ACT	16823	74ACT16823		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	1.5	4.5 V	4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
VOH	10 24 mA	4.5 V	3.94			3.8		3.8		V
	I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8		
	I _{OH} = –75 mA [†]	5.5 V				3.85		3.85		
		4.5 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	5.5 V			0.1		0,1		0.1	V
VOL	la: 34 mA	4.5 V			0.36		0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36	4	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				c_{γ}	1.65		1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1	202	±1		±1	μΑ
IOZ	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5	A.	±5		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μΑ
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V	. 3	15 - 3A	0.9	2	1		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V	23	3						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 1	25°C	54ACT	16823	74ACT	16823	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	90	0	90	0	90	MHz	
	Pulse duration	CLR low	3.3		3.3	15	3.3		ns	
tw		CLK high or low	5.5		5.5	SE .	5.5		115	
		CLR inactive	0.5		0.5	Q.	0.5			
t _{su}	Setup time before $CLK\uparrow$	Data	7		J.)	7		ns	
		CLKEN low	3.5		3.5		3.5			
+.		Data	0.5		0.5		0.5		ns	
^t h	Hold time after CLK↑	CLKEN high or low	2.5		2.5		2.5		115	



54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS160A – APRIL 1991 – REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	₄ = 25°C	;	54ACT	16823	74ACT	16823	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f _{max}			90			90	N	90		MHz	
^t PLH	CLK	Q	4.2	7.5	10.6	4.2	12.1	4.2	12.1	20	
^t PHL		ý	4.8	8.3	11.5	4.8	12.9	4.8	12.9	ns	
^t PHL	CLR	Q	3.4	7.3	11.2	3.4	12.5	3.4	12.5	ns	
^t PZH	OE	Q	2.4	5.9	9.5	2.4	10.7	2.4	10.7	20	
t _{PZL}	UE	ý	3.3	7.1	11.3	3.3	12.8	3.3	12.8	ns	
^t PHZ	OE	Q	5.5	7.6	9.7	5.5	10.3	5.5	10.3	200	
^t PLZ			4.6	6.7	8.8	4.6	9.4	4.6	9.4	ns	

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$


	PARAMETER	TEST CO	TYP	UNIT		
	Power dissipation capacitance per flip-flop		C _L = 50 pF,	f = 1 MHz	42	ъĘ
C _{pd}	Power dissipation capacitance per hip-hop	Outputs disabled	CL = 50 pr,		24	pF
		· CO	n.cn			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160A - APRIL 1991 - REVISED APRIL 1996



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ACT16823DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16823DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16823DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ACT16823DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Products

		rependanente	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated

Wireless

www.ti.com/wireless