



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CCA} ,V _{CCB})	-0.5V to +7.0V
DC Input Voltage (VI) @ OE, T/R	-0.5V to V _{CCA} +0.5V
DC Input/Output Voltage (VI/O)	
@ A _n	–0.5V to V _{CCA} +0.5V
@ B _n	–0.5V to V _{CCB} +0.5V
DC Input Diode Current (IIK)	
@ OE, T/R	±20 mA
DC Output Diode Current (I _{OK})	±50 mA
DC Output Source or	
Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
Per Output Pin (I _{CC} or I _{GND})	±50 mA
and Max Current	±200 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source or	
Sink Current	±300 mA

Recommended Operating Conditions (Note 2)

Supply Voltage V _{CCA}	4.5V to 5.5V
V _{CCB}	2.7V to 5.5V
Input Voltage (VI) @ OE, T/R	0V to V _{CCA}
Input/Output Voltage (V _{I/O})	
@A _n	0V to V _{CCA}
@B _n	0V to V _{CCB}
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	8 ns/V
V_{IN} from 30% to 70% of V_{CC}	
V _{CC} @ 3V, 4.5V, 5.5V	

Note 1: The "Absolute Maximum Ratings" are those values beyond which Note 1: the Australia Maximum Rainings are indee values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operating.

Note 2: The A Port unused pins (inputs and I/O's) must be held HIGH or LOW. They may not float. 多

DC Electrical Characteristics

DC E	electrical Cha	aracte	ristic	5	3 3 B					
Symbol	Parameter		V _{CCA}	V _{CCB}		+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	
-			(V)	(V)	Тур		ranteed Limits			
V _{IHA}	Minimum HIGH Level	A _n	4.5	2.7		2.0	2.0		$V_{OUT} \le 0.1V$	
	Input Voltage	OE	4.5	3.6		2.0	2.0		or	
		T/R	5.5	5.5		2.0	2.0	v	$\geq V_{CC} - 0.1V$	
VIHB		B _n	4.5	2.7		2.0	2.0	Ň		
			4.5	3.6		2.0	2.0			
			4.5	5.5		3.85	3.85			
V _{ILA}	Maximum LOW Level	A _n	4.5	2.7		0.8	0.8		$V_{OUT} \le 0.1V$	
	Input Voltage	OE	4.5	3.6		0.8	0.8		or	
		T/R	5.5	5.5		0.8	0.8	v	$\geq V_{CC} - 0.1V$	
V _{ILB}		Bn	4.5	2.7		0.8	0.8	v		
			4.5	3.6		0.8	0.8			
			4.5	5.5		1.65	1.65			
V _{OHA}	Minimum HIGH Level		4.5	3.0	4.49	4.4	4.4	V	I _{OUT} = -100 μA	
	Output Voltage		4.5	3.0	4.25	3.86	3.76	v	$I_{OH} = -24 \text{ mA}$	
V _{OHB}			4.5	3.0	2.99	2.9	2.9		I _{OUT} = -100 μA	
			4.5	3.0	2.85	2.56	2.46		$I_{OH} = -12 \text{ mA}$	
			4.5	3.0	2.65	2.35	2.25	v	I _{OH} = -24 mA	
			4.5	2.7	2.5	2.3	2.2	v	$I_{OH} = -12 \text{ mA}$	
			4.5	2.7	2.3	2.1	2.0		$I_{OH} = -24 \text{ mA}$	
			4.5	4.5	4.25	3.86	3.76		I _{OH} = -24 mA	
V _{OLA}	Maximum LOW Level		4.5	3.0	0.002	0.1	0.1	V	$I_{OUT} = 100 \mu A$	
	Output Voltage		4.5	3.0	0.21	0.36	0.44	v	I _{OL} = 24 mA	
V _{OLB}			4.5	3.0	0.002	0.1	0.1		I _{OUT} = 100 μA	
			4.5	3.0	0.21	0.36	0.44		$I_{OL} = 24 \text{ mA}$	
			4.5	2.7	0.11	0.36	0.44	V	I _{OL} = 12 mA	
			4.5	2.7	0.22	0.42	0.5		I _{OL} = 24 mA	
			4.5	4.5	0.18	0.36	0.44		$I_{OL} = 24 \text{ mA}$	
I _{IN}	Maximum Input								V _I = V _{CCA} , GND	
	Leakage Current @		5.5	3.6		±0.1	±1.0	μΑ		
	OE, T/R		5.5	5.5		±0.1	±1.0			
			-	-	•	-		•		

74LVXC4245

74LVXC4245

Symbol	nbol Parameter		V _{CCA}	V _{CCB}	T _A = -	-25°C	$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$	Units	Conditions	
Gymbol			(V)	(V)	Тур	Gua	aranteed Limits	Units		
I _{OZA}	Maximum 3-STATE Output Leakage @ A _n		5.5	3.6		±0.5	±5.0	μA	$V_I = V_{IL}, \ V_{IH}, \ \overline{OE} = V_{CCA}$	
			5.5	5.5		±0.5	±5.0	μА	$V_O = V_{CCA}, GND$	
I _{OZB}	Maximum 3-STATE		5.5	3.6		±0.5	±5.0		$V_I = V_{IL}, V_{IH}, \overline{OE} = V_{CCA}$	
	Output Leakage @ Bn		5.5	5.5		±0.5	±5.0	μA	V _O = V _{CCB} , GND	
ΔI_{CC}	Maximum	All Inputs	5.5	5.5	1.0	1.35	1.5	mA	$V_{I} = V_{CC} - 2.1V$	
	I _{CC} /Input	B _n	5.5	3.6		0.35	0.5	mA	$V_I = V_{CCB} - 0.6V$	
I _{CCA1}	Quiescent V _{CCA}								$A_n = V_{CCA}$ or GND	
	Supply Current as B		5.5	Open		8	80	μΑ	$B_n = Open, \overline{OE} = V_{CCA}$	
	Port Floats								$T/R = V_{CCA}, V_{CCB} = Open$	
I _{CCA2}	Quiescent V _{CCA}								$A_n = V_{CCA}$ or GND	
	Supply Current		5.5	3.6		8	80	μΑ	$B_n = V_{CCB}$ or GND	
			5.5	5.5		8	80		$\overline{OE} = GND, T/\overline{R} = GND$	
I _{CCB}	Quiescent V _{CCB}						2		$A_n = V_{CCA}$ or GND	
	Supply Current		5.5	3.6		5	50	μA	$B_n = V_{CCB}$ or GND	
			5.5	5.5		8	80		$\overline{OE} = GND, T/\overline{R} = V_{CCA}$	
V _{OLPA}	Quiet Output Maximum Dynamic		5.0	3.3		1.5		V	(Note 3) (Note 4)	
			5.0	5.0		1.5				
V _{OLPB}			5.0	3.3		0.8		v	(Note 3) (Note 4)	
			5.0	5.0		1.5				
V _{OLVA}	Quiet Output Minimum Dynamic V _{OL}		5.0	3.3		-1.2		v	(Note 3) (Note 4)	
			5.0	5.0		-1.2				
V _{OLVB}			5.0	3.3		-0.8		v	(Note 3) (Note 4)	
			5.0	5.0	-	-1.2				
V _{IHDA}	Minimum HIGH Leve		5.0	3.3		2.0		v	(Note 3) (Note 5)	
	Dynamic Input		5.0	5.0		2.0				
V _{IHDB}	Voltage		5.0	3.3		2.0		V	(Note 3) (Note 5)	
			5.0	5.0		3.5				
V _{ILDA}	Maximum LOW Leve	el	5.0	3.3		0.8		v	(Note 3) (Note 5)	
	Dynamic Input		5.0	5.0		0.8				
V _{ILDB}	Voltage		5.0	3.3		0.8		v	(Note 3) (Note 5)	
			5.0	5.0		1.5				

Note 3: Worst case package.

Note 4: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

DC Electrical Characteristics (Continued)

Note 5: Max number of Data Inputs (n) switching. (n–1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), 0V to threshold (V_{ILD}), f = 1 MHz.

				$C_L = 50$	pF				$C_L = 50 \text{ p}$	F		
			Vcc	A = 4.5V	to 5.5V			Vcc	_A = 4.5V t	o 5.5V		
0	Parameter _	V _{CCB} = 4.5V to 5.5V						V _{CC}	_B = 2.7V t	o 3.6V		
Symbol		T _A = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
		Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	1
				(Note 6)					(Note 7)			
t _{PHL}	Propagation	1.0	4.9	6.5	1.0	7.0	1.0	5.5	7.5	1.0	8.0	1
t _{PLH}	Delay A to B	1.0	4.0	5.5	1.0	6.0	1.0	5.0	7.0	1.0	7.5	ns
t _{PHL}	Propagation	1.0	4.7	6.5	1.0	7.0	1.0	5.6	7.5	1.0	8.0	
t _{PLH}	Delay B to A	1.0	3.9	5.0	1.0	5.5	1.0	4.3	6.0	1.0	6.5	ns
t _{PZL}	Output Enable	1.0	5.6	7.5	1.0	8.0	1.0	6.7	9.0	1.0	10.0	ns
t _{PZH}	Time OE to B	1.0	5.7	7.5	1.0	8.0	1.0	6.9	9.5	1.0	10.0	ns
t _{PZL}	Output Enable	1.0	7.4	9.0	1.0	10.0	1.0	8.0	10.0	1.0	11.0	ns
t _{PZH}	Time OE to A	1.0	6.1	7.5	1.0	8.5	1.0	6.3	8.0	1.0	8.5	115
t _{PHZ}	Output Disable	1.0	4.8	7.0	1.0	7.5	1.0	6.0	9.0	1.0	9.5	ns
t _{PLZ}	Time OE to B	1.0	3.8	5.5	1.0	6.0	1.0	4.2	6.5	1.0	7.0	115
t _{PHZ}	Output Disable	1.0	3.4	5.5	1.0	6.0	1.0	3.4	5. 5	1.0	6.0	ns
t _{PLZ}	Time OE to A	1.0	2.9	4.5	1.0	5.0	1.0	2.9	5.0	1.0	5.5	115
t _{OSHL}	Output to Output							10 EV				
t _{OSLH}	Skew (Note 8)		1.0	1.5		1.5	x	1.0	1.5		1.5	ns
	Data to Output				1		3	-				

74LVXC4245

Note 6: Typical values at $V_{CCA} = 5V$, $V_{CCB} = 5V$ @25°C. Note 7: Typical values at $V_{CCA} = 5V$, $V_{CCB} = 3.3V$ @25°C.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
CIN	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		10	pF	$V_{CCA} = 5V, V_{CCB} = 3.3V$
C _{PD}	Power Dissipation Capacitance	A→B	45	pF	V _{CCA} = 5V
	(Note 9)	B→A	50	pF	$V_{CCB} = 3.3V$

Note 9: C_{PD} is measured at 10 MHz.

Power Up Considerations

To insure the system does not experience unnecessary $I_{\rm CC}$ current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the $V_{\mbox{CCA}\mbox{-}}$
- $\overline{\text{OE}}$ should ramp with or ahead of $V_{\text{CCA}}.$ This will help guard against bus contention.
- The Transmit/Receive control pin (T/ $\!\overline{\!R}\!$) should ramp with $V_{CCA},$ this will ensure that the A Port data pins are con-

figured as inputs. With $V_{\rm CCA}$ receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.

• A side data inputs should be driven to a valid logic level. This will prevent excessive current draw.

The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.

TABLE 1. Low Voltage Translator Power Up Sequencing Table

Device Type	V _{CCA}	V _{CCA} V _{CCB}		OE	A Side I/O	B Side I/O	Floatable Pin Allowed			
74LVXC4245	5V	2.7V to 5.5V	ramp	ramp	ramp logic		yes, $V_{\mbox{\scriptsize CCB}}$ and $\mbox{\scriptsize B}$			
74LVXC4245	(power up 1st)	configurable	with V _{CCA}	with V _{CCA}	0V or V _{CCA}	outputs	I/O's w/ OE HIGH			
Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.										





