FAIRCHILD

SEMICONDUCTOR

April 1993 Revised January 1999

# 74ABT16500 18-Bit Universal Bus Transceivers with 3-STATE Outputs

# **General Description**

The ABT16500 18-bit universal bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if  $\overline{CLKAB}$  is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of  $\overline{CLKAB}$ . Output-enable OEAB is active-high. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and  $\overline{CLKBA}$ . The output enables are com-

plementary (OEAB is active HIGH and  $\overline{\text{OEBA}}$  is active LOW).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

### Features

29.

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

# **Ordering Code:**

Order Number	Package Number	Package Description				
74ABT16500CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ABT16500CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Devices also available in Tabe and Reel. Specify by appending the letter suffix "X" to the ordering code.						

## **Connection Diagram**

Pin Ass	ignment	or S	SOP
OEAB-		56 - Gr	ND
LEAB -	2	55 - CI	KAB
A1-	3	54 B	
GND -	4	53 - G	ND
A2-	5	52 B2	
A3-	6	51 B	
v <sub>cc</sub> —	7	50 - V <sub>C</sub>	c
A4	8	49 B	
A5 -	9	48 - B5	
A <sub>6</sub> —	10	47 - B <sub>6</sub>	
GND -	11	46 - Gi	4D
Α7-	12	45 B <sub>7</sub>	
A8-	13	44 - B <sub>8</sub>	
Ag —	14	43 — B <sub>g</sub>	
A10	15	42 - B <sub>1</sub>	
A <sub>11</sub> -	16	41 - B1	
A <sub>12</sub> -	17	40 - B <sub>1</sub>	
GND —	18	39 - 61	
A <sub>13</sub> -	19	38 - B <sub>1</sub>	
A14 -	20	37 - B <sub>1</sub>	
A15-	21	36 B <sub>1</sub>	
v <sub>cc</sub> –	22	35 V (	
A16	23	34 - B <sub>1</sub>	
A17-	24	33 - B <sub>1</sub>	
GND —	25	32 - GP	
A18	26	31 - B1	
OEBA -	27		.KBA
LEBA —	28	29 G	10
		_	


# Function Table (Note 1)

	Inputs					
OEAB	LEAB	CLKAB	Α	В		
L	Х	Х	Х	Z		
н	Н	Х	L	L		
н	Н	х	н	н		
н	L	$\downarrow$	L	L		
н	L	$\downarrow$	н	н		
н	L	н	Х	B <sub>0</sub> (Note 2)		
Н	L	L	Х	B <sub>0</sub> (Note 3)		

Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}},$  LEBA, and  $\overline{\text{OLKBA}}.$ 

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was LOW before LEAB went LOW.



# Absolute Maximum Ratings(Note 4)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 5)	-0.5V to +7.0V
Input Current (Note 5)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-off State	-0.5V to 5.5V
in the HIGH State	–0.5V to V <sub>CC</sub>
Current Applied to Output	
in LOW State (Max)	twice the rated $\rm I_{OL}$ (mA)

DC Latchup Source Current Over Voltage Latchup (I/O)

# Recommended Operating Conditions

Free Air Ambient Temperature	-40°C to +85°C				
Supply Voltage	+4.5V to +5.5V				
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )					
Data Input	50 mV/ns				
Enable Input	20 mV/ns				
<b>Note 4:</b> Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.					

Note 5: Either voltage limit or current limit is sufficient to protect inputs.

#### -.... . licti

DC Electrical Characteristics						a the				
Symbol	Parameter	Min	Тур	Max	Units	V <sub>cc</sub>	Conditions			
V <sub>IH</sub>	Input HIGH Voltage	2.0		57	V	<u>.</u>	Recognized HIGH Signal			
/ <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal			
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA			
V <sub>OH</sub>	Output HIGH Voltage	2.5	<u> </u>		V	Min	$I_{OH} = -3 \text{ mA}$			
		2.0			V	Min	I <sub>OH</sub> = -32 mA			
∕ <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA			
н	Input HIGH Current			1	μΑ	Max	V <sub>IN</sub> = 2.7V (Note 6)			
				1			$V_{IN} = V_{CC}$			
BVI	Input HIGH Current Breakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V			
IL	Input LOW Current			-1	μΑ	Max	V <sub>IN</sub> = 0.5V (Note 6)			
				-1			$V_{IN} = 0.0V$			
∕ <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA			
							All Other Pins Grounded			
IH <sup>+</sup>	Output Leakage Current			10	μΑ	0-5.5V	$V_{OUT} = 2.7V; \overline{OE}, OE = 2.0V$			
OZH										
IL +	Output Leakage Current			-10	μA	0-5.5V	$V_{OUT} = 0.5V; \overline{OE}, OE = 2.0V$			
OZL										
os	Output Short-Circuit Current	-100		-275	mA	Max	V <sub>OUT</sub> = 0V			
CEX	Output HIGH Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>			
ZZ	Bus Drainage Test			100	μΑ	0.0	V <sub>OUT</sub> = 5.5V; All Others GND			
ССН	Power Supply Current			1.0	mA	Max	All Outputs HIGH			
CCL	Power Supply Current			68	μA	Max	An or Bn Outputs Low			
ccz	Power Supply Current			1.0	mA	Max	$\overline{OE}_n = V_{CC},$			
							All Others at V <sub>CC</sub> or GND			
сст	Additional I <sub>CC</sub> /Input			2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$			
							All Others at V <sub>CC</sub> or GND			
CCD	Dynamic I <sub>CC</sub> No Load				mA/	Max	Outputs Open			
	(Note 6)			0.23	MHz		Transparent Mode			
							One Bit Toggling, 50% Duty Cycle			

–500 mA 10V

# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions $C_L = 50 \text{ pF}; R_L = 500\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic VOL		0.7	1.2	V	5.0	$T_A = 25^{\circ}C$ (Note 7)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-1.5	-1.0		V	5.0	T <sub>A</sub> = 25°C (Note 7)
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T <sub>A</sub> = 25°C (Note 8)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	2.2	1.8		V	5.0	T <sub>A</sub> = 25°C (Note 9)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	T <sub>A</sub> = 25°C (Note 9)

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested. Note 8: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 9: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). Guaranteed, but not tested.

# **AC Electrical Characteristics**

Sumbol	Parameter		T <sub>A</sub> = +25°0 V <sub>CC</sub> = +5V		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$		Units
Symbol	Parameter		C <sub>L</sub> = 50 pF	-			
		Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	150	200	A 36	150		MHz
PLH	Propagation Delay	1.5	2.7	4.6	1.5	4.6	ns
t <sub>PHL</sub>	A or B to B or A	1.5	3.2	4.6	1.5	4.6	
PLH	Propagation Delay	1.5	3.1	5.0	1.5	5.0	ns
t <sub>PHL</sub>	LEAB or LEBA to B or A	1.5	3.6	5.0	1.5	5.0	
t <sub>PLH</sub>	Propagation Delay	1.5	3.4	5.3	1.5	5.3	ns
PHL	CLKAB or CLKBA to B or A	1.5	3.7	5.3	1.5	5.3	
<sup>I</sup> PZH	Propagation Delay	1.5	2.7	5.6	1.5	5.6	ns
t <sub>PZL</sub>	OEAB or OEBA to B or A	1.5	3.0	5.6	1.5	5.6	
<sup>t</sup> PHZ	Propagation Delay	1.5	3.7	6.0	1.5	6.0	ns
<sup>t</sup> PLZ	OEAB or OEBA to B or A	1.5	3.2	6.0	1.5	6.0	

		<b>T</b> <sub>A</sub> = +	-25°C	T <sub>A</sub> = -40°	C to +85°C	
		V <sub>CC</sub> =	- + <b>5V</b>	V <sub>CC</sub> = 4.	5V–5.5V	Units
Symbol	Parameter	C <sub>L</sub> = 5	50 pF	<b>C</b> <sub>L</sub> =	50 pF	Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time,	4.5		4.5		ns
t <sub>S</sub> (L)	A to CLKAB	4.5		4.5		
t <sub>H</sub> (H)	Hold Time,	0		0		ns
t <sub>H</sub> (L)	A to CLKAB	0		0		
t <sub>S</sub> (H)	Setup Time,	4.0		4.0		ns
t <sub>S</sub> (L)	B to CLKBA	4.0		4.0		
t <sub>H</sub> (H)	Hold Time,	0		0		ns
t <sub>H</sub> (L)	B to CLKBA	0		0		
t <sub>S</sub> (H)	Setup Time, A to LEAB	1.5		1.5		ns
t <sub>S</sub> (L)	or B to LEBA, CLK HIGH	1.5		1.5		
t <sub>H</sub> (H)	Hold Time, A to LEAB	1.5		1.5		ns
t <sub>H</sub> (L)	or B to LEBA, CLK HIGH	1.5		1.5 🚮		115
t <sub>S</sub> (H)	Setup Time, A to LEAB	4.5		4.5	8	ns
t <sub>S</sub> (L)	or B to LEBA, CLK LOW	4.5		4.5		
t <sub>H</sub> (H)	Hold Time, A to LEAB	1.5		1.5 🥢		ns
t <sub>H</sub> (L)	or B to LEBA, CLK LOW	1.5	en X 1	1.5		
t <sub>W</sub> (H)	Pulse Width,	3.3	22	3.3		ns
t <sub>W</sub> (L)	LEAB or LEBA, HIGH	3. <mark>3</mark>	- C	3.3		
t <sub>W</sub> (H)	Pulse Width, CLKAB	3.3	0	3.3		ns
t <sub>W</sub> (L)	or CLKBA, HIGH or LOW	3.3		3.3		

Extended AC Electrical Characteristics

		· · ·	= -40°C to +8		~	C to +85°C		C to +85°C	
		V <sub>CC</sub> = 4.5V–5.5V			$V_{CC} = 4$	.5V–5.5V	V <sub>CC</sub> = 4.5V–5.5V C <sub>L</sub> = 250 pF		Units
Symbol	Parameter	C <sub>L</sub> = 50 pF 18 Outputs Switching		C <sub>L</sub> = 2	250 pF				
-,				1 Output	1 Output Switching		18 Outputs Switching		
		(Note 10)		(Note 11)		(Note 12)			
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5		6.5	2.0	7.0	2.5	9.9	ns
t <sub>PHL</sub>	Data to Outputs	1.5		6.5	2.0	7.0	2.5	9.2	115
t <sub>PLH</sub>	Propagation Delay	1.5		6.0	2.0	7.5	2.5	8.5	ns
t <sub>PHL</sub>	LEAB or LEBA to B or A	1.5		6.0	2.0	7.5	2.5	8.5	115
t <sub>PLH</sub>	Propagation Delay	1.5		6.2	2.0	7.7	2.5	8.5	
t <sub>PHL</sub>	CLKAB or CLKBA to B or A	1.5		6.2	2.0	7.7	2.5	8.5	ns
t <sub>PZH</sub>	Output Enable Time	1.5		6.5	2.0	7.0	2.5	8.5	ns
t <sub>PZL</sub>		1.5		6.5	2.5	7.0	2.5	8.5	115
t <sub>PHZ</sub>	Output Disable	1.5		6.5	(Not	e 13)	(Not	e 13)	ns
t <sub>PLZ</sub>	Time	1.5		6.5					115

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

# 74ABT16500

# 74ABT16500

Skew

Symbol	Parameter	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V}-5.5\text{V}$ $C_{L} = 50 \text{ pF}$ 18 Outputs Switching (Note 14) Max	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 250 \text{ pF}$ 18 Outputs Switching (Note 15) Max	Units
t <sub>OSHL</sub> (Note 16)	Pin to Pin Skew HL Transitions	2.0	2.8	ns
t <sub>OSLH</sub> (Note 16)	Pin to Pin Skew LH Transitions	2.0	2.5	ns
t <sub>PS</sub> (Note 17)	Duty Cycle LH–HL Skew	2.0	2.8	ns
t <sub>OST</sub> (Note 16)	Pin to Pin Skew LH/HL Transitions	2.5	3.0	ns
t <sub>PV</sub> (Note 18)	Device to Device Skew LH/HL Transitions	3.0	3.5	ns

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 15: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. Note 16: Staw is defined as the sharing at the start of the start


Note 16: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW ( $t_{OSHL}$ ), LOW-to-HIGH ( $t_{OSLH}$ ), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW ( $t_{OST}$ ). The specification is guaranteed but not tested.

Note 17: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 18: Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.

# Capacitance

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	$V_{CC} = 0.0V$
C <sub>I/O</sub> (Note 19)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V$

Note 19:  $C_{I/O}$  is measured at frequency f = 1 MHz per MIL-STD-883, Method 3012.



74ABT16500

