
Octal Buffer/Line Driver with 3-State Outputs

The MC74ACT241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

Features

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- TTL Compatible Inputs
- Pb–Free Packages are Available








ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

TRUTH	TABL	.E
Immunt	-	

Inp	uts	Outputs
\overline{OE}_1	D	(Pins 12, 14, 16, 18)
L	L	L
L	Н	Н
Н	Х	Z

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

TRUTH TABLE

Inputs		Outputs
OE ₂	D	(Pins 3, 5, 7, 9)
Н	L	L
Н	Н	Н
L	Х	Z

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial

Z = High Impedance

MAXIMUM RATINGS

Symbol		Parameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \leq V_{I} \leq V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)		$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±50	mA
Ι _Ο	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current per Output Pin		±50	mA
I _{GND}	DC Ground Current per Output Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead temperature, 1 mm from Case	e for 10 Seconds	260	°C
Τ _J	Junction temperature under Bias		+ 150	°C
θ_{JA}	Thermal Resistance	SOIC TSSOP	96 128	°C/W
PD	Power Dissipation in Still Air at 85°	C SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity	3. 35.	Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 > 1000	V
I _{Latchup}	Latchup Performance	Above V _{CC} and Below GND at 85°C (Note 5)	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

I_O absolute maximum rating must be observed.
Tested to EIA/JESD22-A114-A.
Tested to EIA/JESD22-A115-A.
Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	DC Input Voltage (Referenced to GND)	4.5		5.5	V
V _{in} , V _{out}	Vout DC Input Voltage, Output Voltage (Referenced to GND)			V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	25	+85	°C
t _r , t _f	Input Rise and Fall Time (Note 7) $V_{CC} = 4.5$ $V_{CC} = 5.5$	V 0 V 0	10 8.0	10 8.0	ns/V
I _{OH}	Output Current – High	-	-	-24	mA
I _{OL}	Output Current – Low	-	-	24	mA

6. Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.

7. Vin from 0.8 V to 2.0 V; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

		V.	T _A = -	= +25°C				
Symbol	Parameter	V _{CC} (V)	Тур	Typ Guaranteed Limits		Typ Guaranteed Limits Unit		Conditions
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V V	$V_{OUT} = 0.1 \text{ V or}$ $V_{CC} - 0.1 \text{ V}$	
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V V	$V_{OUT} = 0.1 V \text{ or}$ $V_{CC} - 0.1 V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V V	I _{OUT} = -50 μA	
		4.5 5.5	-	3.86 4.86	3.76 4.76	V V	$V_{IN} = V_{IL} \text{ or } V_{IH} -24 \text{ mA}$ $V_{OH} -24 \text{ mA}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V V	I _{OUT} = 50 μA	
		4.5 5.5	-	0.36 0.36	0.44 0.44	V V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA I_{OL} 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μA	$V_{I} = V_{CC}, GND$	
ΔI_{CCT}	Additional Maximum I _{CC} /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$	
I _{OZ}	Maximum 3–State Current	5.5	-	±0.5	±5.0	μΑ	$ \begin{array}{l} V_{I} \left(OE\right) = V_{IL}, V_{IH} \\ V_{I} = V_{CC}, GND \\ V_{O} = V_{CC}, GND \end{array} $	
I _{OLD} I _{OHD}	†Minimum Dynamic Output Current	5.5 5.5	-	-	75 -75	mA mA	V_{OLD} = 1.65 V Max V _{OHD} = 3.85 V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80	μA	$V_{IN} = V_{CC}$ or GND	

*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS $t_r = t_f = 3.0 \text{ ns}$ (For Figures and Waveforms, See Figures 2, 3, and 4.)

		V _{CC} *		_A = +25° _L = 50 p		T _A = -40°C C _L = 5	C to +85°C 50 pF	
Symbol	Parameter	VCC (V)	Min	Тур	Max	Min	Max	Unit
t _{PLH}	Propagation Delay Data to Output	5.0	1.5	6.5	9.0	1.5	10.0	ns
t _{PHL}	Propagation Delay Data to Output	5.0	1.5	7.0	9.0	1.5	10.0	ns
t _{PZH}	Output Enable Time	5.0	1.5	6.0	9.0	1.0	10.0	ns
t _{PZL}	Output Enable Time	5.0	1.5	7.0	10.0	1.5	11.0	ns
t _{PHZ}	Output Disable Time	5.0	1.5	8.0	10.5	1.5	11.5	ns
t _{PLZ}	Output Disable Time	5.0	2.0	7.0	10.5	1.5	11.5	ns

G

*Voltage Range 5.0 V is 5.0 V ±0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C _{PD}	Power Dissipation Capacitance	45	pF	$V_{CC} = 5.0 V$

SWITCHING WAVEFORMS




Figure 2.





Figure 3.



*Includes all probe and jig capacitance

Figure 4. Test Circuit

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74ACT241DW	SOIC-20	
MC74ACT241DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74ACT241DWR2	SOIC-20	
MC74ACT241DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74ACT241DTR2	TSSOP-20*	
MC74ACT241DTR2G	TSSOP-20*	2500 / Tape & Reel
MC74ACT241MEL	SOEIAJ-20	
MC74ACT241MELG	SOEIAJ-20 (Pb-Free)	2000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*These packages are inherently Pb-Free.






PACKAGE DIMENSIONS






PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized sopyies that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

t: Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

For additional information, please contact your local Sales Representative