
# **INTEGRATED CIRCUITS**



**Product specification** Supersedes data of 1994 May 11 IC23 Data Handbook

1998 Feb 19





#### Product specification

# 74LVT273

#### FEATURES

- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Power-up reset
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Latchup protection exceeds 500 mA per JEDEC Std 17
- ESD protection exceeds 2000V per Mil Std 883 Method 3015 and 200V per Machine Model.

#### QUICK REFERENCE DATA

#### DESCRIPTION

The LVT273 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3V.

This device has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced Low independent of Clock or Data inputs by a Low voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the CP and  $\overline{\text{MR}}$  are common elements.




SYMBOL	PARAMETER	CONDI T <sub>amb</sub> = 25°C	TIONS ; GND = 0V TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	$C_{L} = 50 pF; V_{CC} = 3.3 V$	3.5 3.5	ns
C <sub>IN</sub>	Input capacitance	V <sub>1</sub> = 0V or 3.0V	4	pF


#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SOL	-40°C to +85°C	74LVT273 D	74LVT273 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +85°C	74LVT273 DB	74LVT273 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT273 PW	74LVT273PW DH	SOT360-1

#### **PIN CONFIGURATION**




### LOGIC SYMBOL



## 74LVT273

#### LOGIC SYMBOL (IEEE/IEC)



#### **FUNCTION TABLE**

	INPUTS		OUTPUTS	OPERATING
MR	СР	D <sub>n</sub>	Q0 – Q7	MODE
L	Х	Х	L	Reset (clear)
н	$\uparrow$	h	Н	Load "1"
н	$\uparrow$	Ι	L	Load "0"
Н	L	Х	Q <sub>0</sub>	Retain state

H = High voltage level
h = High voltage level one set-up time prior to the Low-to-High clock transition
L = Low voltage level

= Low voltage level one set-up time prior to the Low-to-High clock transition

= Don't care X ↑

I


 $\hat{\uparrow} = \text{Low-to-High clock transition}$  $Q_0 = \text{Output as it was}$ 

Sec. .....

#### **PIN DESCRIPTION**

		- 10 Pa
PIN NUMBER	SYMBOL	NAME AND FUNCTION
11	СР	Clock pulse input (active rising edge)
3, 4, 7, 8, 13, 14, 17, 18	D0 – D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0 – Q7	Data outputs
1	MR	Master Reset input (active-Low)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage

#### LOGIC DIAGRAM



Product specification

# 3.3V Octal D flip-flop

74LVT273

#### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	output in Off or High state	-0.5 to +7.0	V
		Output in Low state	128	
IOUT	DC output current	Output in High State	-64	mA
T <sub>stg</sub>	Storage temperature range		–65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction 2. The performance capability of a high-performance integrated circuit in conjunction with its mermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
The input and output voltage ratings may be exceeded if the input and output current ratings are observed. atings a

32

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIM	ITS	UNIT
STWBUL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
VIL	Low-level Input voltage		0.8	V
I <sub>ОН</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

Product specification

# 3.3V Octal D flip-flop

### 74LVT273

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	Temp = -40°C to +85°C			
				MIN	TYP <sup>1</sup>	МАХ	1	
VIK	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA			-0.9	-1.2	V	
		$V_{CC} = 2.7$ to 3.6V; $I_{OH} = -100\mu A$		V <sub>CC</sub> -0.2	V <sub>CC</sub> -0.1			
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA		2.4	2.5		V	
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA		2.0	2.2			
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100µA			0.1	0.2		
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			0.3	0.5		
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	V	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA	2		0.3	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA	34 10		0.4	0.55		
V <sub>RST</sub>	Power-up output low voltage <sup>4</sup>	$V_{CC}$ = 3.6V; I <sub>O</sub> = 1mA; V <sub>I</sub> = GND or V <sub>CC</sub>	C C		0.13	0.55	V	
		$V_{CC} = 0 \text{ or } 3.6V; V_1 = 5.5V$	1		1	10		
ι.	Input lookogo ourront	$V_{CC} = 3.6V; V_1 = V_{CC} \text{ or } GND$	Control pins		±0.1	±1		
I <sub>I</sub>	Input leakage current	$V_{CC} = 3.6V; V_1 = V_{CC}$	Data pins <sup>3</sup>		0.1	1	μA	
		$V_{CC} = 3.6V; V_{I} = 0$	Data pins <sup>1</sup>		-1	-5		
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V; V_1 \text{ or } V_O = 0 \text{ to } 4.5V$			1	±100	μΑ	
		$V_{CC} = 3V; V_I = 0.8V$		75	150			
I <sub>HOLD</sub>	Bus Hold current A inputs <sup>5</sup>	$V_{CC} = 3V; V_{I} = 2.0V$		-75	-150		μA	
		$V_{\rm CC} = 0$ V to 3.6V; $V_{\rm CC} = 3.6$ V		±500				
$I_{\text{EX}}$	Current into an output in the High state when $V_O > V_{CC}$	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V			60	125	μA	
I <sub>CCH</sub>		$V_{CC}$ = 3.6V; Outputs High, $V_{I}$ = GND or	V <sub>CC</sub> , I <sub>O =</sub> 0		0.13	0.19		
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_{I}$ = GND or $V_{CC}$	/ <sub>CC,</sub> I <sub>O =</sub> 0		3	12	mA	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND			0.1	0.2	mA	

#### DC ELECTRICAL CHARACTERISTICS

NOTES:

1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^{\circ}C$ . 2. This is the increase in supply current for each input at the specified voltage level other than  $V_{CC}$  or GND 3. Unused pins at  $V_{CC}$  or GND. 4. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

5. This is the bus hold overdrive current required to force the input to the opposite logic state.

#### **AC CHARACTERISTICS**

GND = 0V;  $t_R = t_F = 2.5ns$ ;  $C_L = 50pF$ ,  $R_L = 500\Omega$ ;  $T_{amb} = -40^{\circ}C$  to +85°C.

				L	IMITS		
SYMBOL	PARAMETER	WAVEFORM	Vco	c = 3.3V ±0	.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MAX	
f <sub>MAX</sub>	Maximum clock frequency	1	150				MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	1	1.7 1.9	3.5 3.5	5.5 5.5	6.3 5.9	ns
t <sub>PHL</sub>	Propagation delay MR to Qn	2	1.3	3.2	6.2	6.2	ns

NOTE:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

### 74LVT273


#### AC SETUP REQUIREMENTS

GND = 0V;  $t_R = t_F = 2.5ns$ ;  $C_L = 50pF$ ,  $R_L = 500\Omega$ ,  $T_{amb} = -40^{\circ}C$  to +85°C.


				LIMITS			
SYMBOL	SYMBOL PARAMETER		V <sub>CC</sub> = +3	$.3\pm0.3V$	V <sub>CC</sub> = 2.7V	UNIT	
			MIN	ТҮР	MIN	1	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low Dn to CP	3	2.3 2.3	1.0 1.0	2.7 2.7	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to CP	3	0 0	0.6 0.6	0 0	ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock pulse width High or Low	1	3.3 3.3	1.5 1.5	3.3 3.3	ns	
t <sub>w</sub> (L)	Master Reset pulse width, Low	2	3.3	1.5	3.3	ns	
t <sub>REC</sub>	Recovery time MR to CP	2	2.7	1.0	3.2	ns	

#### AC WAVEFORMS


 $V_{M}$  = 1.5V,  $V_{IN}$  = GND to 2.7V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 3. Data Setup and Hold Times

# 74LVT273

### TEST CIRCUIT AND WAVEFORMS




### 74LVT273






### 74LVT273



1998 Feb 19

### 74LVT273



### 74LVT273

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 05-96 9397-750-03534

Let's make things better.

