INTEGRATED CIRCUITS

DATA SHEET

74ABT16823A 74ABTH16823A

18-bit bus interface D-type flip-flop with reset and enable (3-State)

Product specification Supersedes data of 1995 Sep 28 IC23 Data Handbook





18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

FEATURES

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion/extraction permitted
- Power-up 3-State
- 74ABTH16823A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused
- Power-up Reset
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT16823A has two 9-bit wide buffered registers with Clock Enable (nCE) and Master Reset (nMR) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

Two options are available, 74ABT16823A which does not have the bus-hold feature and 74ABTH16823A which incorporates the bus-hold feature.

QUICK REFERENCE DATA

ESD protection of and 200 V per M QUICK REFER		115		
SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	$C_L = 50$ pF; $V_{CC} = 5V$	2.3 1.9	ns
C _{IN}	Input capacitance	V _I = 0V or V _{CC}	4	pF
C _{OUT}	Output capacitance	V _O = 0V or V _{CC} ; 3-State	6	pF
I _{CCZ}	Quiescent supply current	Outputs disabled; V _{CC} = 5.5V	500	μΑ
I _{CCL}	Quiosochi supply cultoff	Outputs low; V _{CC} = 5.5V	9	mA

ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ABT16823A DL	BT16823A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABT16823A DGG	BT16823A DGG	SOT364-1
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABTH16823A DL	BH16823A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABTH16823A DGG	BH16823A DGG	SOT364-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
2, 27	1 0E , 2 0E	Output enable input (active-Low)
54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31	1D0-1D8 2D0-2D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26	1Q0-1Q8 2Q0-2Q8	Data outputs
56, 29	1CP, 2CP	Clock pulse input (active rising edge)
55, 30	1CE, 2CE	Clock enable input (active-Low)
1, 28	1MR, 2MR	Master reset input (active-Low)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

18-bit bus-interface D-type flip-flop with reset and enable (3-State)


74ABT16823A 74ABTH16823A



18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

LOGIC DIAGRAM



FUNCTION TABLE

		INPUTS			OUTPUTS	OPERATING MODE
nŌĒ	nMR	nCE	nCP	nDx	nQ0 – nQ8	OPERATING MODE
L	L	Х	X	X	L	Clear
L	Н	L	1	h	Н	Load and read data
L	Н	L.	1	I	L	Load and read data
L	Н	Н	1	Х	NC	Hold
Н	Х	Х	Х	Х	Z	High impedance

H =

High voltage level High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level

Low voltage level one set-up time prior to the Low-to-High clock transition

No change X = Don't care

High impedance "off" state Low to High clock transition

Not a Low-to-High clock transition

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +7.0	V	
I _{IK}	DC input diode current	V _I < 0	-18	mA	
VI	DC input voltage ³		-1.2 to +7.0	V	
lok	DC output diode current	V _O < 0	-50	mA	
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V	
	DC output ourrent	output in Low state	128	4	
Гоит	DC output current	output in High state	-64	mA	
T _{stg}	Storage temperature range		-65 to 150	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT	
STWIBOL	PARAMETER	MIN	MAX	UNIT	
V _{CC}	DC supply voltage	4.5	5.5	V	
VI	Input voltage	0	V _{CC}	V	
V _{IH}	High-level input voltage	2.0		V	
V _{IL}	Low-level input voltage		0.8	V	
I _{OH}	High-level output current		-32	mA	
I _{OL}	Low-level output current		64	mA	
Δt/Δν	Input transition rise or fall rate	0	10	ns/V	
T _{amb}	Operating free-air temperature range	-40	+85	°C	

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
 The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

DC ELECTRICAL CHARACTERISTICS

				LIMITS						
SYMBOL	PARAMETER	TEST CONDITIONS	Ta	_{mb} = +25	5°C	T _{amb} =	: –40°C 85°C	UNIT		
			MIN	TYP	MAX	MIN	MAX	1		
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V		
		$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	2.9		2.5		V		
V_{OH}	High-level output voltage	$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	3.4		3.0		V		
		$V_{CC} = 4.5V$; $I_{OH} = -32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.4		2.0		V		
V_{OL}	Low-level output voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V		
V _{RST}	Power-up output low voltage ³	$V_{CC} = 5.5V$; $I_{OL} = 1mA$; $V_I = GND$ or V_{CC}		0.13	0.55		0.55	V		
lį	Input leakage curent	$V_{CC} = 5.5V$; $V_I = V_{CC}$ or GND		±0.01	±1		±1	μА		
	Input leakage current	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}$ Control pins	30	±0.01	±1		±1	μΑ		
IĮ	74ABTH16823A	$V_{CC} = 5.5V$; $V_I = V_{CC}$	S	0.01	1		1	μА		
		$V_{CC} = 5.5V; V_I = 0$		-2	-3		-5	μΑ		
	_	$V_{CC} = 4.5V; V_{I} = 0.8V$	35			35				
I_{HOLD}	Bus Hold current inputs ⁵ 74ABTH16823A	$V_{CC} = 4.5V; V_{I} = 2.0V$	-75			-75		μΑ		
		$V_{CC} = 5.5V$; $V_1 = 0$ to $5.5V$	±800							
I _{OFF}	Power-off leakage current	$V_{CC} = 0.0V$; V_O or $V_I \le 4.5V$		±5.0	±100		±100	μΑ		
I _{PU/PD}	Power-up/down 3-State output current ⁴	$V_{CC} = 2.1V$; $V_{O} = 0.5V$; $V_{I} = GND$ or V_{CC} , $V_{OE} = Don't$ care		±5.0	±50		±50	μΑ		
l _{OZH}	3-State output High current	$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$		1.0	10		10	μΑ		
I_{OZL}	3-State output Low current	$V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$		-1.0	-10		-10	μΑ		
I _{CEX}	Output High leakage current	$V_{CC} = 5.5V$; $V_{O} = 5.5V$; $V_{I} = GND$ or V_{CC}		50	50		50	μА		
I _O	Output current ¹	$V_{CC} = 5.5V; V_O = 2.5V$	-50	-80	-180	-50	-180	mA		
I _{CCH}		V_{CC} = 5.5V; Outputs High, V_{I} = GND or V_{CC}		0.5	1		1	mA		
I _{CCL}	Quiescent supply current	V_{CC} = 5.5V; Outputs Low, V_I = GND or V_{CC}		9.0	19		19	mA		
I _{CCZ}		V_{CC} = 5.5V; Outputs 3–State; V_I = GND or V_{CC}		0.5	1		1	mA		
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND		0.2	1		1	mA		

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

- 4. This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V \pm 10% a transition time of up to 100 μ sec is permitted.

5. This is the bus hold overdrive current required to force the input to the opposite logic state.

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

AC CHARACTERISTICS

 $\mbox{GND} = \mbox{OV}, \, t_R = t_F = 2.5 \mbox{ns}, \, C_L = 50 \mbox{pF}, \, R_L = 500 \Omega$

					LIMITS			
SYMBOL	PARAMETER	WAVEFORM	٦	Γ _{amb} = +25°(V _{CC} = +5.0\	C /	T _{amb} = to + V _{CC} = +5	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	140	190		140		MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.4 1.2	2.3 1.9	3.2 2.6	1.4 1.2	3.7 2.9	ns
t _{PHL}	Propagation delay nMR to nQx	2	2.0	3.3	4.3	2.0	5.0	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	4 5	1.3 1.2	2.4 2.1	3.2 2.9	1.3 1.2	3.9 3.4	ns
t _{PHZ}	Output disable time from High and Low level	4 5	1.7 1.6	2.9 2.3	4.0 3.2	1.7 1.6	4.7 3.4	ns

AC SETUP REQUIREMENTS

^T PHZ t _{PLZ}	from High and Low level	4 5	1.7	2.9	4.0 3.2	1.7	4.7 3.4	ns
	P REQUIREMENTS $R_{c} = t_{F} = 2.5 \text{ns}, C_{L} = 50 \text{pF}, R_{L} = 40 \text{pc}$	500Ω	26 B	A SA	CU	>		
SYMBOL	PARAMETER	WAVEFORM	T _{amb} =	+25°C +5.0V	T _{amb}	= -40 to + = +5.0V ±0	85°C 0.5V	UNIT
			MIN	TYP		MIN		
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nCP	3	2.0 1.5	1.3 0.9		2.0 1.5		ns
t _h (H) t _h (L)	Hold time, High or Low nDx to nCP	3	1.5 1.5	-0.9 -1.2		1.5 1.5		ns
t _w (H) t _w (L)	nCP pulse width High or Low	1	3.3 3.3	1.7 1.7		3.3 3.3		ns
t _s (H) t _s (L)	Setup time, High or Low nCE to nCP	3	1.5 2.0	0.9 0.9		1.5 2.0		ns
t _h (H) t _h (L)	Hold time, High or Low	3	1.5 1.5	-0.8 -0.9		1.5 1.5		ns
t _w (L)	nMR pulse width, Low	2	3.0	1.7		3.0		ns
t _{rec}	Recovery time nMR to nCP	2	2.5	1.0		2.5		ns


18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

TEST CIRCUIT AND WAVEFORM

pulse generators.



Amplitude Rep. Rate t_R t_w t_{F} 3.0V 500ns 2.5ns 2.5ns 74ABT16 1MHz


SH00022

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



UNIT	A max.	Α ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEDEC EIAJ		PROJECTION	ISSUE DATE	
SOT371-1		MO-118AB				93-11-02 95-02-04	

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A 74ABTH16823A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03502

Let's make things better.





