SCAS161A - AUGUST 1990 - REVISED APRIL 1996

- Members of the Texas Instruments
 Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Inverted Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16544 are 16-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. They can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition at LEAB puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

54ACT16544 . . . WD PACKAGE 74ACT16544 . . . DL PACKAGE (TOP VIEW)



The 74ACT16544 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16544 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16544 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



54ACT16544, 74ACT16544 **16-BIT REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCAS161A – AUGUST 1990 – REVISED APRIL 1996

FUNCTION TABLE†


	INPUTS							
CEAB	LEAB	OEAB	Α	В				
Н	Х	Х	Х	Z				
L	X	Н	X	Z				
L	Н	L	Χ	в ₀ ‡				
L	L	L	L	Н				
L	L	L	Н	L				

† A-to-B data flow is shown: B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.



[‡]Output level before the indicated steady-state input conditions were established


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

54ACT16544, 74ACT16544 **16-BIT REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCAS161A - AUGUST 1990 - REVISED APRIL 1996

logic diagram (positive logic)



To Seven Other Channels





SCAS161A - AUGUST 1990 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 to 7 V
Input voltage range, V _I (see Note 1)	-0.5 to $V_{CC} + 0.5$ V
Input voltage range, V _O (see Note 1)	-0.5 to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at T _A = 55°C (see Note 2): DL package	1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		54ACT16544	74ACT1	UNIT	
		MIN NOM MAX	MIN NO	M MAX	UNIT
Vcc	Supply voltage	4.5 5 5.5	4.5	5 5.5	V
VIH	High-level input voltage	2	2		V
VIL	Low-level input voltage	0.8		0.8	V
VI	Input voltage	0 VCC	0	VCC	V
Vo	Output voltage	0 VCC	0	Vcc	V
ІОН	High-level output current	-24		-24	mA
loL	Low-level output current	24		24	mA
Δt/Δν	Input transition rise or fall rate	0 10	0	10	ns/V
TA	Operating free-air temperature	- 55 125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SCAS161A - AUGUST 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPITIONS	V	T,	Δ = 25°C	54AC1	T16544	74ACT	LINIT		
		TEST CONDITIONS	VCC	MIN	TYP MA	K MIN	MAX	MIN	MAX	UNIT	
		10.1 - FO.11A	4.5 V	4.4		4.4		4.4			
		I _{OH} = -50 μA	5.5 V	5.4		5.4		5.4			
Vон		I _{OH} = -24 mA	4.5 V	3.94		3.8		3.8		V	
		IOH = -24 IIIA	5.5 V	4.94		4.8		4.8			
		I _{OH} = -75 mA [†]	5.5 V			3.85	N.	3.85			
		I _{OL} = 50 μA	4.5 V		0.	1	0.1		0.1		
		ΙΟΣ = 50 μΑ	5.5 V		0.	1	0.1		0.1	V	
VOL		1a. 24 mA	4.5 V		0.3	6 6	0.44		0.44		
		I _{OL} = 24 mA	5.5 V		0.3	6 8	0.44		0.44		
		I _{OL} = 75 mA [†]	5.5 V			100	1.65		1.65		
II	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.	1	±1		±1	μΑ	
loz‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V		±0.	5	±5		±5	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			3	80		80	μΑ	
ΔlCC§		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		30.	9 61	1		1	mA	
Ci	Control inputs	V _I = V _{CC} or GND	5 V	36	4.5	1				pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V	130	12					pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		54ACT16544		74ACT16544		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	ONIT	
t _W	Pulse duration	LEAB or LEBA low	5.5		5.5	4	5.5		ns	
	Setup time	Data before LEAB or LEBA↑	1.5		1.5	N. J.	1.5		ns	
t _{su}	Setup time	Data before CEAB or CEBA↑	1.5		1.5	N.	1.5			
4.	Hold time	Data after LEAB or LEBA↑	3		3	•	3			
th	noid time	Data after CEAB or CEBA↑	3		3		3		ns	

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

54ACT16544, 74ACT16544 **16-BIT REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCAS161A - AUGUST 1990 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	T _A = 25°C			16544	74ACT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	B or A	2.8	6.7	10	2.8	11.2	2.8	11.2	
^t PHL	AOIB	BULA	4	7.5	10	4	11.2	4	11.2	ns
^t PLH	LEBA or LEAB	A or B	2.7	9	13.3	2.7	14	2.7	14	
^t PHL		AUID	2.8	8.5	12.1	2.8	13.5	2.8	13.5	ns
^t PZH	CEBA or CEAB	AB A or B	3.2	7.2	10.5	3.2	11.7	3.2	11.7	ns
t _{PZL}			3.8	8.2	12	3.8	13.6	3.8	13.6	115
^t PHZ	CEBA or CEAB	A or B	5.8	8.2	10.3	5.8	11.1	5.8	11.1	ns
t _{PLZ}	CEBA OF CEAB	AOIB	5	7.4	9.4	5	10.2	5	10.2	115
^t PZH	OF DA - 1 OF A D	BA or OEAB A or B	2.8	6.9	10.2	2.8	11.4	2.8	11.4	ns
^t PZL	OEBA or OEAB		3.6	7.9	11.7	3.6	13.3	3.6	13.3	115
^t PHZ	OEBA or OEAB	A or B	5.2	7.7	9.8	5.2	10.5	5.2	10.5	ns
^t PLZ	OEDA OF OEAB	AUD	3.4	6.8	8.8	3.4	9.6	3.4	9.6	115


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	^t PLZ			3.4	6.8	8.8	3.4	9.6	3.4	9.6	
opera	ting charac	cteristics, V _{CC} =	5 V, T _A = 25°C	3	4 4 18 k 34 18	75					
		PARAME	TER	*	9	U T	EST CO	NDITIO	NS	TYP	UNIT
C _{pd}	Power dissip	ation capacitance per tra	nsceiver	7 -	enabled disabled	C _L =	50 pF,	f = 1	MHz	60 13	pF



SCAS161A - AUGUST 1990 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

