

September 2001 Revised February 2002

74ALVC162835

Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26 Ω Series Resistors in Outputs

General Description

The ALVC162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable (\overline{OE}) , latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I_n) to Outputs (O_n) on a Positive Edge Transition of the Clock. When \overline{OE} is LOW, the output data is enabled. When \overline{OE} is HIGH the output port is in a high impedance state.

The ALVC162835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162835 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74ALVC162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC100 DIMM module specifications
- 1.65V to 3.6V V_{CC} specifications provided
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in outputs
- t_{PD} (CLK to O_n)

5.4 ns max for 3.0V to 3.6V $V_{\rm CC}$ 6.3 ns max for 2.3V to 2.7V $V_{\rm CC}$ 9.2 ns max for 1.65V to 1.95V $V_{\rm CC}$

- Power-off high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V

Machine model >200V

Note 1: To ensure the high impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the

Ordering Code:

Order Number	Package Number	Package Description
74ALVC162835T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

NC -	1	\bigcirc	56	-GND
NC -	2		55	-NC
01 -	3		54	
GND	4		53	─¹₁ —GND
02 _	5		52	
03 -				 I 2
	6		51	—l3
V _{cc} —	7		50	⊸v _{cc}
04	8		49	 1 ₄
05 -	9		48	- I ₅
06 -	10		47	 I ₆
GND-	11		46	-GND
07-	12		4 5	 1 ₇
a ₈ –	13		44	 I ₈
O9 	14		43	— lg
O ₁₀ —	15		42	- ا10
011-	16		41	I ₁₁
012 -	17		40	-1 ₁₂
GND -	18		39	-GND
O ₁₃ —	19		38	-1 ₁₃
014 -	20		37	I ₁₄
O ₁₅ —	21		36	-1 ₁₅
V _{cc} —	22		35	-V _{cc}
0 ₁₆ —	23		34	-1 ₁₆
017-	24		33	-117
GND-	25		32	- GND
O ₁₈ —	26		31	-1 ₁₈
OE -	27		30	-CLK
LE	28		29	-GND
1				,

Pin Descriptions

Pi	n Names	Description
OE		Output Enable Input (Active LOW)
LE		Latch Enable Input
CLK		Clock Input
I ₁ - I	18 O ₁₈	Data Inputs
O ₁ -	O ₁₈	3-STATE Outputs

Truth Table


	Inp	Outputs		
OE	LE	CLK	In	On
Н	Х	Х	Х	Z
L	Н	Χ	L	L
L	Н	X	Н	Н
L	L	\uparrow	L	L
L	L	1	Н	Н
L	JE 4	逐群	X	O ₀ (Note 2)
L 20	- 5	L	X	O ₀ (Note 2) O ₀ (Note 3)

- H = Logic HIGH
 L = Logic LOW
 X = Don't Care, but not floating
 Z = High Impedance
 ↑ = LOW-to-HIGH Clock Transition

Note 2: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Logic Diagram



Absolute Maximum Ratings(Note 4)

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

(I_{OH}/I_{OL}) ±50 mA

 $\operatorname{DC}\operatorname{V}_{\operatorname{CC}}$ or Ground Current per

Supply Pin (I $_{CC}$ or Ground) $\pm 100 \text{ mA}$

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 6)

Power Supply

Operating 1.65V to 3.6V Input Voltage 0V to V_{CC} Output Voltage V_{CC} Output Voltage V_{CC} Over the Air Operating Temperature V_{CC} 0-40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
V _{IH}	HIGH Level Input Voltage	36.3	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V _{CC} 1.7 2.0		٧
V _{IL}	LOW Level Input Voltage	· .c	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V _{CC} 0.7 0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$ $I_{OH} = -2 \text{mA}$ $I_{OH} = -4 \text{mA}$ $I_{OH} = -6 \text{mA}$	1.65 - 3.6 1.65 2.3 2.3	V _{CC} - 0.2 1.2 1.9		٧
		$I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	3.0 2.7 3.0	2.4		·
V _{OL}	LOW Level Output Voltage	$\begin{split} I_{OL} &= 100 \ \mu\text{A} \\ I_{OL} &= 2 \ \text{mA} \\ I_{OL} &= 4 \ \text{mA} \\ I_{OL} &= 6 \ \text{mA} \end{split}$	1.65 - 3.6 1.65 2.3 2.3 3.0		0.2 0.45 0.4 0.55 0.55	V
-		$I_{OL} = 8 \text{ mA}$ $I_{OL} = 12 \text{ mA}$	2.7		0.6 0.8	
<u>lı</u>	Input Leakage Current	0 ≤ V ₁ ≤ 3.6V	3.6		±5.0	μA
loz	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	3.6		±10	μA
Icc	Quiescent Supply Current	$V_1 = V_{CC}$ or GND, $I_0 = 0$	3.6		40	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

AC Electrical Characteristics

					$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
Symbol		Parameter		C _L = 50 pF C _L = 3					30 pF		Units	
Symbol		Parameter		V _{CC} = 3.3	$3V \pm 0.3V$	V _{CC}	= 2.7V	V _{CC} = 2.5	5V ± 0.2V	V _{CC} = 1.8	3V ± 0.15V	Units
				Min	Max	Min	Max	Min	Max	Min	Max	
f _{CLOCK}	Clock Freque	ency			150		150		150		100	MHz
t _W	Pulse Width	LE High		3.3		3.3		3.3		4.0		ns
		CLK High or Low		3.3		3.3		3.3		4.0		115
t _S	Setup Time	Data Before CLK ↑		1.7		2.1		2.2		2.5		
		Data Before CLK ↓	CLK High	1.5		1.6		1.9				ns
			CLK Low	1.0		1.1		1.3				
t _H	Hold Time	Data After CLK ↑		0.7		0.6		0.6		1.0		
		Data After LE ↓	CLK High or Low	1.4		1.7		1.4				ns
f _{MAX}	Maximum Clock Frequency			150		150		150		100		MHz
t _{PHL} , t _{PLH}	Propagation	I to O		1.0	4.2		5.0	1.0	5.0	1.5	9.8	
	Delay	LE to O		1.3	5.1		5.8	1.3	5.9	1.5	9.8	ns
		CLK to O		1.4	5.4		6.1	1.4	6.3	2.0	9.2	
t _{PZL} , t _{PZH}				1.1	5.5		6.5	1.4	6.3	1.5	9.8	ns
t_{PLZ}, t_{PHZ}	Output Disab	ole Time		1.3	4.5		4.9	1.0	4.9	1.5	7.9	ns

AC Electrical Characteristics Over Load (Note 7)


			1	Units			
Symbol	Parameter		$T_A = -0^{\circ}C \text{ to } +85^{\circ}C$		$T_A = -0^{\circ}C \text{ to } +65^{\circ}C$		
- Cy20.			CL=	0 pF	C _L = .	50 pF	•
			Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus		0.9	2.0	1.0	4.0	ns
t _{PHL} , t _{PLH}	Propagation Delay Clock to Bus		1.4	2.9	1.9	5.0	ns

Note 7: Characterized only.

Capacitance

Symbol	Parameter		Conditions	T _A =	Units	
Symbol			Conditions	V _{CC}	Typical	Units
C _{IN}	Input Capacitance	Control	V _I = 0V or V _{CC}	3.3	3.5	pF
		Data	V _I = 0V or V _{CC}	3.3	5	ρı
C _{OUT}	Output Capacitance		$V_I = 0V$, or V_{CC}	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 0 pF	3.3	40	
				2.5	35	pF
		Outputs Disabled	f = 10 MHz, C _L = 0 pF	3.3	14	ρı
				2.5	125	

I_{OUT} - V_{OUT} Characteristics






FIGURE 2. Characteristics for Output - Pull Down Driver

AC Loading and Waveforms





TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t_{PZL} , t_{PLZ}	V_L
t _{PZH} , t _{PHZ}	GND

FIGURE 3. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f= 1MHz; $t_f=t_f=$ 2ns; $Z_0=50\Omega)$

Symbol	V _{cc}							
Cymbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V	1.8 ± 0.15V				
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2				
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V				
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V				
V _L	6V	6V	V _{CC} *2	V _{CC} *2				



OUTPUT CONTROL TO THE TOTAL TOTA

FIGURE 4. Waveform for Inverting and Non-inverting Functions $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$

FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$





FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic $t_r=t_f\!\le\!2.0ns,\,10\%$ to 90%



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com