

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

- HIGH SPEED: $t_{PD} = 3.5$ ns (TYP.) at $V_{CC} = 5V$
- LOW POWER DISSIPATION:
 $I_{CC} = 4 \mu A$ (MAX.) at $T_A=25^\circ C$
- HIGH NOISE IMMUNITY:
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- POWER DOWN PROTECTION ON INPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OHI}| = I_{OL} = 8 mA$ (MIN)
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:
 $V_{CC}(OPR) = 2V$ to $5.5V$
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 541
- IMPROVED LATCH-UP IMMUNITY
- LOW NOISE: $V_{OLP} = 0.9V$ (MAX.)

DESCRIPTION

The 74VHC541 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology. The 3 STATE control gate operates as two input AND such that if either G1 or G2 are high, all eight outputs are in the high impedance state.




Table 1: Order Codes


PACKAGE	T & R
SOP	74VHC541MTR
TSSOP	74VHC541TTR

In order to enhance PC board layout, the 74VHC541 offers a pinout having inputs and outputs on opposite sides of the package.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

Figure 1: Pin Connection And IEC Logic Symbols



74VHC541

Figure 2: Input Equivalent Circuit




Table 2: Pin Description

PIN N°	SYMBOL	NAME AND FUNCTION
1, 19	G1, G2	Output Enable Inputs
2, 3, 4, 5, 6, 7, 8, 9	A1 to A8	Data Inputs
18, 17, 16, 15, 14, 13, 12, 11	Y1 to Y8	Data Outputs
10	GND	Ground (0V)
20	V _{CC}	Positive Supply Voltage

Table 3: Truth Table

INPUT			OUTPUT
$\overline{G_1}$	$\overline{G_2}$	A_n	Y_n
H	X	X	Z
X	H	X	Z
L	L	H	H
L	L	L	L

X : Don't care

Z : High impedance

Table 4: Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7.0	V
V_I	DC Input Voltage	-0.5 to +7.0	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	- 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 75	mA
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

Table 5: Recommended Operating Conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 5.5	V
V_I	Input Voltage	0 to 5.5	V
V_O	Output Voltage	0 to V_{CC}	V
T_{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 1) ($V_{CC} = 3.3 \pm 0.3V$) ($V_{CC} = 5.0 \pm 0.5V$)	0 to 100 0 to 20	ns/V

1) V_{IN} from 30% to 70% of V_{CC}

Table 6: DC Specifications

Symbol	Parameter	Test Condition		Value						Unit	
		V _{CC} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	2.0		1.5			1.5		1.5		V
		3.0 to 5.5		0.7V _{CC}			0.7V _{CC}		0.7V _{CC}		
V _{IL}	Low Level Input Voltage	2.0				0.5		0.5		0.5	V
		3.0 to 5.5				0.3V _{CC}		0.3V _{CC}		0.3V _{CC}	
V _{OH}	High Level Output Voltage	2.0	I _O =-50 μA	1.9	2.0		1.9		1.9		V
		3.0	I _O =-50 μA	2.9	3.0		2.9		2.9		
		4.5	I _O =-50 μA	4.4	4.5		4.4		4.4		
		3.0	I _O =-4 mA	2.58			2.48		2.4		
		4.5	I _O =-8 mA	3.94			3.8		3.7		
V _{OL}	Low Level Output Voltage	2.0	I _O =50 μA		0.0	0.1		0.1		0.1	V
		3.0	I _O =50 μA		0.0	0.1		0.1		0.1	
		4.5	I _O =50 μA		0.0	0.1		0.1		0.1	
		3.0	I _O =4 mA			0.36		0.44		0.55	
		4.5	I _O =8 mA			0.36		0.44		0.55	
I _{OZ}	High Impedance Output Leakage Current	5.5	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND			±0.25		± 2.5		± 2.5	μA
I _I	Input Leakage Current	0 to 5.5	V _I = 5.5V or GND			± 0.1		± 1		± 1	μA
I _{CC}	Quiescent Supply Current	5.5	V _I = V _{CC} or GND			4		40		40	μA

Table 7: AC Electrical Characteristics (Input $t_r = t_f = 3\text{ns}$)

Symbol	Parameter	Test Condition			Value						Unit	
		V_{CC} (V)	C_L (pF)		$T_A = 25^\circ\text{C}$			$-40 \text{ to } 85^\circ\text{C}$		$-55 \text{ to } 125^\circ\text{C}$		
					Min.	Typ.	Max.	Min.	Max.	Min.		
t_{PLH} t_{PHL}	Propagation Delay Time	3.3(*)	15			5.0	7.0	1.0	8.5	1.0	8.5	ns
		3.3(*)	50			7.5	10.5	1.0	12.0	1.0	12.0	
		5.0(**)	15			3.5	5.0	1.0	6.0	1.0	6.0	
		5.0(**)	50			5.0	7.0	1.0	8.0	1.0	8.0	
t_{PZL} t_{PZH}	Output Enable Time	3.3(*)	15	$R_L = 1\text{K}\Omega$		6.8	10.5	1.0	12.5	1.0	12.5	ns
		3.3(*)	50	$R_L = 1\text{K}\Omega$		9.3	14.0	1.0	16.0	1.0	16.0	
		5.0(**)	15	$R_L = 1\text{K}\Omega$		4.7	7.2	1.0	8.5	1.0	8.5	
		5.0(**)	50	$R_L = 1\text{K}\Omega$		6.2	9.2	1.0	10.5	1.0	10.5	
t_{PLZ} t_{PHZ}	Output Disable Time	3.3(*)	50	$R_L = 1\text{K}\Omega$		11.2	15.4	1.0	17.5	1.0	17.5	ns
		5.0(**)	50	$R_L = 1\text{K}\Omega$		6.0	8.8	1.0	10.0	1.0	10.0	
t_{OSLH} t_{OSHl}	Output to Output Skew time (note 1)	3.3(*)	50				1.5		1.5		1.5	ns
		5.0(**)	50				1.0		1.0		1.0	

(*) Voltage range is $3.3\text{V} \pm 0.3\text{V}$ (**) Voltage range is $5.0\text{V} \pm 0.5\text{V}$ Note 1: Parameter guaranteed by design. $t_{SO LH} = |t_{PLHm} - t_{PLHn}|$, $t_{SO HL} = |t_{PHLm} - t_{PHLn}|$ **Table 8: Capacitive Characteristics**

Symbol	Parameter	Test Condition			Value						Unit	
			$T_A = 25^\circ\text{C}$			$-40 \text{ to } 85^\circ\text{C}$		$-55 \text{ to } 125^\circ\text{C}$				
			Min.	Typ.	Max.	Min.	Max.	Min.	Max.	Min.		
C_{IN}	Input Capacitance				7	10		10		10	pF	
C_{OUT}	Output Capacitance				9						pF	
C_{PD}	Power Dissipation Capacitance (note 1)				18						pF	


1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(\text{opr})} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/8$ (per Circuit)

Table 9: Dynamic Switching Characteristics

Symbol	Parameter	Test Condition		Value						Unit		
		V _{CC} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C			
				Min.	Typ.	Max.	Min.	Max.	Min.			
V _{OLP}	Dynamic Low Voltage Quiet Output (note 1, 2)	5.0	C _L = 50 pF		0.6	0.8				V		
V _{OLV}				-0.8	-0.6							
V _{IHD}	Dynamic High Voltage Input (note 1, 3)			3.5						V		
V _{ILD}	Dynamic Low Voltage Input (note 1, 3)					1.5				V		

1) Worst case package.

2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.

3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f=1MHz.**Figure 3: Test Circuit**

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_{CC}
t _{PZH} , t _{PHZ}	GND

 $C_L = 15/50\text{pF}$ or equivalent (includes jig and probe capacitance) $R_L = R_1 = 1\text{K}\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 4: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)






Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)




SO-20 MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.35		2.65	0.093		0.104
A1	0.1		0.30	0.004		0.012
B	0.33		0.51	0.013		0.020
C	0.23		0.32	0.009		0.013
D	12.60		13.00	0.496		0.512
E	7.4		7.6	0.291		0.299
e		1.27			0.050	
H	10.00		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.4		1.27	0.016		0.050
k	0°		8°	0°		8°
ddd			0.100			0.004

PIN 1
IDENTIFICATION




SEATING
PLANE



0016022D


TSSOP20 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.2			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.0079
D	6.4	6.5	6.6	0.252	0.256	0.260
E	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030



Tape & Reel SO-20 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			30.4			1.197
Ao	10.8		11	0.425		0.433
Bo	13.2		13.4	0.520		0.528
Ko	3.1		3.3	0.122		0.130
Po	3.9		4.1	0.153		0.161
P	11.9		12.1	0.468		0.476



Tape & Reel TSSOP20 MECHANICAL DATA						
DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			330			12.992
C	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		
T			22.4			0.882
Ao	6.8		7	0.268		0.276
Bo	6.9		7.1	0.272		0.280
Ko	1.7		1.9	0.067		0.075
Po	3.9		4.1	0.153		0.161
P	11.9		12.1	0.468		0.476




Table 10: Revision History

Date	Revision	Description of Changes
12-Nov-2004	4	Order Codes Revision - pag. 1.

EEBN
通元电子网
www.ebn.com.cn

EEN 电子技术
com.cn

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com