

June 1991 Revised May 2005

74ACTQ16373 16-Bit Transparent Latch with 3-STATE Outputs

General Description

The ACTQ16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state. The ACTQ16373 utilizes Fairchild's Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control for superior performance.

Features


- Utilizes Fairchild FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Separate control logic for each byte
- 16-bit version of the ACTQ373
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output Loading specs for both 50 pF and 250 pF loads

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ16373SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACTQ16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code


Logic Symbol



Pin Descriptions

Pin Names	Description				
\overline{OE}_n	Output Enable Input (Active LOW)				
LEn	Latch Enable Input				
I ₀ -I ₁₅	Inputs				
O ₀ -O ₁₅	Outputs				

Connection Diagram



FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation

Functional Description

The ACTQ16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the $\boldsymbol{D}_{\boldsymbol{n}}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When $\overline{\rm OE}_{\rm n}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables


	Inputs	Outputs	
LE ₁	OE ₁	I ₀ –I ₇	O ₀ -O ₇
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	(Previous)


	Inputs	Outputs	
LE ₂	OE ₂	I ₈ -I ₁₅	O ₈ -O ₁₅
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	(Previous)

- H = HIGH Voltage Level H = HIGH Voltage Leve

Previous = previous output prior to HIGH-to-LOW transition of LE

Logic Diagrams





Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})
DC Input Diode Current (I_{IK})

DC Input Diode Current (IIK

 $\begin{aligned} &V_{I} = -0.5V & -20 \text{ mA} \\ &V_{I} = V_{CC} + 0.5V & +20 \text{ mA} \end{aligned}$

-0.5V to +7.0V

DC Output Diode Current (IOK)

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V

per Output Pin

Junction Temperature +140°C Storage Temperature -65°C to+150°C

Recommended Operating Conditions

Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC} Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate ($\Delta V/\Delta t$) 125 mV/ns

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

+50 mA
+

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C}$	Units	Conditions	
Symbol	Parameter	(V)	Тур	Gua	ranteed Limits	Units	Conditions	
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	\ \	or V _{CC} – 0.1V	
V _{OH}	Minimum HIGH	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5. 5	5.49	5.4	5.4	V		
		- 11					$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	I _{OH} = -24 mA	
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)	
V _{OL}	Maximum LOW	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v		
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	I _{OL} = 24 mA	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	3.3		± 0.5	± 0.0	μν	$V_O = V_{CC}$, GND	
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	μА	$V_{IN} = V_{CC}$ or GND	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min	
V _{OLP}	Quiet Output	5.0	0.5	0.8		V	Figures 1, 2	
	Maximum Dynamic V _{OL}	5.0	0.5	0.0		*	(Note 5)(Note 6)	
V _{OLV}	Quiet Output	5.0	-0.5	-1.0		V	Figures 1, 2	
	Minimum Dynamic V _{OL}	5.0	0.5	1.0		*	(Note 5)(Note 6)	
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	Figures 1, 2	
							(Note 4)(Note 6)	
V _{OHV}	Minimum V _{CC} Droop	5.0	V _{OH} – 1.0	V _{OH} – 1.8		V	Figures 1, 2	
							(Note 4)(Note 6)	
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Note 4)(Note 7)	
V _{ILD}	Maximum LOW Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Note 4)(Note 7)	

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

Note 4: Worst case package

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

3

Note 7: Max number of data inputs (n) switching, (n - 1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD})

AC Electrical Characteristics

		V _{CC}		T _A = +25°C		T _A = -40°	C to +85°C	
Symbol	Parameter (V)		$C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	3.1	5.3	7.9	3.1	8.4	no
t _{PHL}	D _n to O _n	5.0	2.6	4.6	7.3	2.6	7.8	ns
t _{PLH}	Propagation Delay	5.0	3.1	5.4	7.9	3.2	8.4	
t _{PHL}	LE to O _n	5.0	2.8	4.9	7.3	2.8	7.8	ns
t _{PZH}	Output Enable	5.0	2.5	4.7	7.4	2.5	7.9	ns
t_{PZL}	Delay	3.0	2.7	4.8	7.5	2.7	8.0	115
t _{PHZ}	Output Disable	5.0	2.1	5.1	7.9	2.1	8.2	no
t_{PLZ}	Delay	5.0	2.0	4.5	7.4	2.0	7.9	ns

Note 8: Voltage Range 5.0 is 5.0V ± 0.5V.

Extended AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ 16 Outputs Switching		$T_A = -40$ °C to +85 °C $C_L = 250 \text{ pF}$ (Note 11)		Units
		(Note 9)	Min	e 10) Max	Min	Max	-
t _{PLH}	Propagation Delay	F 0\/	4.7	12.7	6 .6	15.7	
t _{PHL}	Data to Output	5.0V	4.6	10.6	6.4	14.5	ns
t _{PLH}	Propagation Delay	5.0V	4.6	13.3	6.3	15.3	ns
t _{PHL}	Latch Enable to Output	5.00	4.1	10.4	5.8	13.6	115
t _{PZH}	Output Enable	5.0V	3.5	10.4	(Note	12)	ns
t _{PZL}	Time	3.00	3.6	10.9	(Note 12)		113
t _{PHZ}	Output Disable	5.0V	3.4	8.5	(Note	. 12\	ns
t _{PLZ}	Time	3.0 V	3.1	8.1	(14016	5 13)	115
toshl	Pin-to-Pin Skew	5.0V		1.3			ns
(Note 14)	HL Data to Output	3.0 V		1.5			113
t _{OSLH}	Pin-to-Pin Skew	5.0V		2.1			ns
(Note 14)	LH Data to Output	3.00	2.1				115
t _{OST} (Note 14)	Pin-to-Pin Skew LH/HL Data to Output	5.0V		4.0			ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V.

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 12: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 13: The Output Disable Time is dominated by the RC Network (500Ω , 250 pF) on the output and has been excluded from the datasheet.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}).

AC Operating Requirements

Symbol	Parameter	V _{CC} (V) (Note 15)	$ \begin{array}{c cccc} T_A = +25^{\circ}C & T_A = -40^{\circ}C \text{ to } +85^{\circ}C \\ C_L = 50 \text{ pF} & C_L = 50 \text{ pF} \\ \hline \\ & Guaranteed Minimum \\ \end{array} $		Units
t _S	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW Input to Clock	5.0	1.5	1.5	ns
t _W	CS Pulse Width, HIGH or LOW	5.0	4.0	4.0	ns

Note 15: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ Units		Conditions	
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V	
Cop	Power Dissipation Capacitance	30	nF	Voc = 5.0V	



FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note B: Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

V_{OLP}/V_{OLV} and V_{OHP}/V _{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns.
 Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH} until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 2. Simultaneous Switching Test Circuit



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -B-6.10±0.10 8.10 4.05 O.2 C B A ALL LEAD TIPS O.1 C ALL LEAD TIPS -C-0.09-0.20-0.50 ⊕ 0.13(0) A B(S) C(S) 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED. DATE 4/97. SEATING PLANE B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com