

© 1999 Fairchild Semiconductor Corporation DS009565

74F56

Unit Loading/Fan Out

Pin Names	Department	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
P ₀ –P ₃	Parallel Data Inputs	1.0/1.0	20 µA/–0.6 mA	
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 μA/–1.2 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA	
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/–1.2 mA	
U/D Up/Down Count Control Input		1.0/1.0	20 µA/–0.6 mA	
OE	Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
O ₀ –O ₃	3-STATE Parallel Data Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)	
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA	
CC	Clocked Carry Output (Active LOW)	50/33.3	–1 mA/20 mA	
onal Desc	cription		15	

Functional Description

The 74F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occurs synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs-Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle CET)-plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on $\overrightarrow{\text{PE}}$ overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{MR}},$ SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

The <u>74F569</u> uses edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP. are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (\overline{TC}) output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum


(15) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multi-

stage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation.


Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the <u>CP</u> to $\overline{\text{TC}}$ delay of the first stage, plus the cumulative <u>CET</u> to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs $O_0 - O_3$ are active and follow the flip-flop Q outputs. A HIGH signal on \overline{OE} forces $O_0 - O_3$ to the High Z state but does not prevent counting, loading or resetting.

Logic Equations

Count Enable = $\overline{CEP} \cdot \overline{CET} \cdot PE$ Up: $\overline{\text{TC}} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet (\text{Up}) \bullet \overline{\text{CET}}$ Down: $\overline{\text{TC}} = \overline{\text{Q}}_0 \bullet \overline{\text{Q}}_1 \bullet \overline{\text{Q}}_2 \bullet \overline{\text{Q}}_3 \bullet (\text{Down}) \bullet \overline{\text{CET}}$



⁷⁴F569



Absolute Maximum Ratings(Note 2)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+175^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F569

0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V	Z	Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.5			23		$I_{OH} = -1 \text{ mA} (\overline{TC}, \overline{CC}, O_n)$
	Voltage 10% V _{CC}	2.4		🔺 🌾		Min	I _{OH} = -3 mA (O _n)
	5% V _{CC}	2.7			V		$I_{OH} = -1 \text{ mA} (\overline{TC}, \overline{CC}, O_n)$
	5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA} (O_n)$
V _{OL}	Output LOW 10% V _{CC}		1 1	0.5	v	Min	$I_{OL} = 20 \text{ mA} (\overline{\text{TC}}, \overline{\text{CC}})$
	Voltage 10% V _{CC}		\mathcal{F}	0.5	v	IVIIN	$I_{OL} = 24 \text{ mA} (O_n)$
I _{IH}	Input HIGH			5.0	μA	Max	V _{IN} = 2.7V
	Current			5.0	μΑ	IVIAX	v _{IN} = 2.7 v
I _{BVI}	Input HIGH Current			7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test			7.0	μι	Max	*IN = 7.8*
ICEX	Output HIGH			50	μA	Max	$V_{OUT} = V_{CC} (\overline{TC}, \overline{CC}, O_p)$
	Leakage Current			00	μι	Max	$v_{001} = v_{001} (v_{001}, v_{001}, v_{011})$
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA
	Test				•	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current			0.10	μι	0.0	All Other Pins Grounded
IIL	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V (P_n, \overline{CEP}, CP, U/\overline{D}, \overline{OE}, \overline{MR}, \overline{SR})$
				-1.2	mA	Max	$V_{IN} = 0.5V (\overline{PE}, \overline{CET})$
I _{OZH}	Output Leakage Current			50	μA	Max	$V_{OUT} = 2.7V (O_n)$
I _{OZL}	Output Leakage Current			-50	μA	Max	$V_{OUT} = 0.5V (O_n)$
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{TC}, \overline{CC}, O_n)$
I _{ZZ}	Bus Drainage Test			500	μA	0.0V	$V_{OUT} = 5.25V (O_n)$
I _{CCH}	Power Supply Current	1	45	67	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		45	67	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current		45	67	mA	Max	V _O = HIGH Z

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_A = 0^{\circ}C$ to $+70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	С _L = 50 pl Тур	Max	C _L = Min	50 pF Max	
f _{MAX}	Maximum Clock Frequency	90	тур	IVIdX	70	Widx	MHz
	Propagation Delay	3.0	6.5	8.5	3.0	9.5	10112
t _{PHL}	CP to O _n (PE HIGH or LOW)	4.0	9.0	11.5	4.0	13.0	ns
t _{PLH}	Propagation Delay	5.5	12.0	15.5	5.5	17.5	ns
t _{PHL}	CP to TC	4.0	8.5	12.5	4.0	13.0	
t _{PLH}	Propagation Delay	2.5	4.5	6.5	2.5	7.0	ns
t _{PHL}	CET to TC	2.5	6.0	11.0	2.5	12.0	
t _{PLH}	Propagation Delay	3.5	8.5	11.5	3.5	12.5	
t _{PHL}	U/D to TC	4.0	8.0	12.0	4.0	13.0	ns
t _{PLH}	Propagation Delay	2.5	5.5	7.0	2.0	8.0	ns
t _{PHL}	CP to CC	2.0	4.5	6.0	2.0	7.0	
t _{PLH}	Propagation Delay	2.5	5.0	6.5 🛒	2.0	7.5	ns
t _{PHL}	CEP, CET to CC	4.0	8.5	11.0	4.0	12.5	
t _{PHL}	Propagation Delay		100	13.0			
	MR to On	5.0	10.0	13.0	5.0	14.5	ns
t _{PZH}	Output Enable Time	2.5	5.5	8.0	2.5	8.5	
t _{PZL}	OE to On	3.0	6.0	9.0	3.0	10.0	
t _{PHZ}	Output Disable Time	1.5	5.0	7.0	1.5	8.0	ns
t _{PLZ}	OE to On	2.0	4.5	6.0	2.0	7.0	

Symbol	Parameter	T _A =	+25°C	$T_A = 0^\circ C$	$T_A = 0^\circ C$ to $+70^\circ C$	
		V _{CC} ≡	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$	
		Min	Max	Min	Max	
H)	Setup Time, HIGH or LOW	4.0		4.5		
L)	P _n to CP	4.0		4.5		ns
H)	Hold Time, HIGH or LOW	3.0		3.5		
L)	P _n to CP	3.0		3.5		
H)	Setup Time, HIGH or LOW	7.0		8.0		
L)	CEP or CET to CP	5.0		6.5		ns
H)	Hold Time, HIGH or LOW	0		0		
L)	CEP or CET to CP	0.5		0.5		
H)	Setup Time, HIGH or LOW	8.0		9.0		
L)	PE to CP	8.0		9.0		ns
H)	Hold Time, HIGH or LOW	0.0		1.0		115
L)	PE to CP	0		0		
H)	Setup Time, HIGH or LOW	11.0		12.5		
L)	U/D to CP	7.0		8.5		ns
(H)	Hold Time, HIGH or LOW	0	3.4	0		
L)	U/D to CP	0	1 3 P	0		ns
H)	Setup Time, HIGH or LOW	10.5	12	11.0		
L)	SR to CP	8.5		9.5		
H)	Hold Time, HIGH or LOW	0		0		ns
L)	SR to CP	0		0		
(H)	CP Pulse Width,	4.0		4.5		
L)	HIGH or LOW	7.0		8.0		ns
(L)	MR Pulse Width, LOW	4.5		6.0		ns
C	MR Recovery Time	6.0		8.0		ns

74F569



www.fairchildsemi.com

8

