

SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™
 Family
- State-of-the-Art Advanced BiCMOS
 Technology (ABT) Design for 3.3-V Operation
 and Low Static-Power Dissipation
- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162240... WD PACKAGE SN74LVTH162240... DGG OR DL PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The 'LVTH162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V) V_{CC} operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.


These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

MA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH162240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162240 is characterized for operation from –40°C to 85°C.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		74LVTH162240DLRG4			
	SSOP – DL	Reel of 1000	SN74LVTH162240DLR	LVTH162240	
400C to 050C	330P - DL	T. b = = 4.05	74LVTH162240DLG4	LV1H102240	
–40°C to 85°C		Tube of 25	SN74LVTH162240DL		
	TOPOD DOC	Dool of 2000	74LVTH162240DGGRE4	L \/TLI462240	
	TSSOP – DGG	Reel of 2000	SN74LVTH162240DGGR	LVTH162240	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE (each 4-bit buffer)

INF	PUTS	OUTPUT
ŌĒ	A	Y
L	Н	L
L	L	Н
Н	X	Z

3.3-V ABT 16-BIT BUFFERS/DRIVERS **WITH 3-STATE OUTPUTS**

SCBS685F-MARCH 1997-REVISED NOVEMBER 2006


LOGIC SYMBOL(1)



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	-0.5	4.6	V	
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impeda	ance or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the high state ⁽²⁾	-0.5	V _{CC} + 0.5	V	
Io	Current into any output in the low state		30	mA	
Io	Current into any output in the high state (3)				mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
0	Deckage thermal impedance (4)	DGG package		89	°C/M
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		94	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This current flows only when the output is in the high state and $V_O > V_{CC}$.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51.



SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

Recommended Operating Conditions(1)

			SN54LVTH162	SN74LVTH	UNIT		
			MIN	MAX	MIN	MAX	UNII
V_{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V	
V_{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
I _{OH}	High-level output current			-12		-12	mA
I _{OL}	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _C	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature	_	- 55	125	-40	85	Ô

All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Product preview







Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54LVTH162240 ⁽¹⁾			SN74LVTH162240			
		IES	I CONDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT	
V_{IK}		$V_{CC} = 2.7 \text{ V},$	$I_1 = -18 \text{ mA}$			-1.2			-1.2	V	
V_{OH}		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V	
V_{OL}		V _{CC} = 3 V,	I _{OL} = 12 mA			8.0			8.0	V	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
I _I	Control inputs	V _{CC} = 3.6 V,	V _I = V _{CC} or GND			±1			±1	μΑ	
•	Data	V _{CC} = 3.6 V	$V_I = V_{CC}$			1			1		
	inputs	V _{CC} = 3.6 V	V _I = 0			-5			- 5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ	
			V _I = 0.8 V	75			75				
I _{I(hold)}	Data		V _I = 2 V	-75			-75			μΑ	
'I(noia)	inputs	V _{CC} = 3.6 V, ⁽³⁾	V _I = 0 to 3.6 V			0			500 -750	μι	
I _{OZH}		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ	
I _{OZL}		V _{CC} = 3.6 V,	V _O = 0.5 V		72. 33.	-5			– 5	μΑ	
I _{OZPU}		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V_{CC}	$_{0}$ = 0.5 V to 3 V,	3	13	±100 ⁽⁴⁾			±100	μΑ	
I _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{CC}) = 0.5 V to 3 V,		OL	±100 ⁽⁴⁾			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high	1		0.19			0.19		
I_{CC}		$I_0 = 0$,	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
ΔI _{CC} ⁽⁵⁾		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at V_{CC}	One input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		V _O = 3 V or 0			9			9		pF	

 ⁽¹⁾ Product preview
 (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 (3) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to ...

⁽⁴⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.
(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS685F-MARCH 1997-REVISED NOVEMBER 2006

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


			SN	54LVTH	162240 ⁽¹)		SN74L	VTH16	2240		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		2.7 V	V	_{CC} = 3.3 ± 0.3 V	V	V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽²⁾	MAX	MIN	MAX	
t _{PLH}	А	Υ	1	4.2		5	1	2.5	4		4.6	20
t _{PHL}	A		1	4.2		5	1	2.9	4		4.6	ns
t _{PZH}	ŌĒ	Y	1	5		5.5	1	2.8	4.8		5.7	20
t _{PZL}	OE	ı	1	4.9		5.1	1	2.8	4.7		4.9	ns
t _{PHZ}	ŌĒ	V	1.9	4.9		5.4	2	3.5	4.7		5.2	20
t _{PLZ}	OE	ı	1.9	4.7		4.8	2	3.4	4.5		4.5	ns
t _{sk(LH)}									0.5		0.5	20
t _{sk(HL)}									0.5		0.5	ns

(1) Product preview (2) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

19-Sep-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVTH162240DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH162240DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH162240DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162240DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162240DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH162240DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated