

November 1992 Revised November 1999

# 74ABT374 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The ABT374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to all flip-flops.

#### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Output sink capability of 64 mA, source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

# **Ordering Code:**

Order Number	Package Number	Package Description
74ABT374CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT374CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT374CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT374CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ABT374CPC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description				
D <sub>0</sub> -D <sub>7</sub>	Data Inputs				
СР	Clock Pulse Input (Active Rising Edge)				
ŌĒ	3-STATE Output Enable Input (Active LOW)				
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs				

# **Functional Description**


The ABT374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs are in a high impedance state. Operation of the OE input does not affect the state of the flip-

## **Function Table**

I	nputs	5	Internal	Outputs	Function
OE	СР	D	Q	0	
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н	~	L	L	Z	Load
Н	_	Н	Н	Z	Load
L	~	L	L	L	Data Available
L	~	Н	Н	Н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance
- = LOW-to-HIGH Transition
- NC = No Change

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

-40°C to +85°C

+4.5V to +5.5V

50 mV/ns

20 mV/ns

100mV/ns

# **Absolute Maximum Ratings**(Note 1)

 $_{-65^{\circ}\text{C to}}$   $_{+150^{\circ}\text{C}}$  Conditions

**Recommended Operating** 

Free Air Ambient Temperature

Minimum Input Edge Rate (ΔV/Δt)

Supply Voltage

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Junction Temperature under Bias —55°C to +150°C

V<sub>CC</sub> Pin Potential to

 Ground Pin
 -0.5V to +7.0V
 Data Input

 Input Voltage (Note 2)
 -0.5V to +7.0V
 Enable Input

 Input Current (Note 2)
 -30 mA to +5.0 mA
 Clock Input

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to 5.5V in the HIGH State -0.5V to  $V_{CC}$ 

Current Applied to Output

in LOW State (Max)  $\qquad \qquad \text{twice the rated I}_{\text{OL}} \, (\text{mA})$ 

DC Latchup Source Current:

OE Pin −150 mA

(Across Comm Operating Range)

Other Pins —500 mA may be damaged or have its under these conditions is not imp

Over Voltage Latchup (I/O) 10V Note 2: Either voltage limit or current limit is sufficient to protect inputs

#### **DC Electrical Characteristics**

Symbol	Param	neter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.5			V	Min	$I_{OH} = -3 \text{ mA}$
			2.0			V	Min	$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage				0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current				1	μА	Max	V <sub>IN</sub> = 2.7V (Note 4)
					1	μΑ	IVIAA	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current B	reakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current				-1	μА	Max	V <sub>IN</sub> = 0.5V (Note 4)
					-1	μΑ	IVIAA	$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$ , All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Curre	ent			10	μΑ	0 – 5.5V	V <sub>OUT</sub> = 2.7V; <del>OE</del> = 2.0V
I <sub>OZL</sub>	Output Leakage Curre	ent			-10	μΑ	0 – 5.5V	V <sub>OUT</sub> = 0.5V; <del>OE</del> = 2.0V
Ios	Output Short-Circuit C	urrent	-100		-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output High Leakage	Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
I <sub>ZZ</sub>	Bus Drainage Test				100	μΑ	0.0	V <sub>OUT</sub> = 5.5V; All Others V <sub>CC</sub> or GND
I <sub>CCH</sub>	Power Supply Current				50	μΑ	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current				30	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current				50	μΑ	Max	OE = V <sub>CC</sub> ; All Others at V <sub>CC</sub> or GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs 3-STATE			2.5	mA	Max	Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
		Outputs 3-STATE			2.5	mA		Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
								All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>	No Load				mA/	May	Outputs OPEN
	(Note 4)				0.30	MHz	Max	OE = GND, (Note 3)
								One Bit Toggling, 50% Duty Cycle

3

Note 3: For 8-bit toggling, I<sub>CCD</sub> <0.8 mA/MHz.

Note 4: Guaranteed, but not tested.

# **DC Electrical Characteristics**

SOIC package)

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions $\mathbf{C_L} = 50 \; \mathbf{pF}, \; \mathbf{R_L} = 500 \Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>		0.5	8.0	V	5.0	T <sub>A</sub> = 25°C (Note 5)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-1.3	-0.9		V	5.0	T <sub>A</sub> = 25°C (Note 5)
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T <sub>A</sub> = 25°C (Note 6)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	2.0	1.6		V	5.0	T <sub>A</sub> = 25°C (Note 7)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage		1.3	0.8	V	5.0	T <sub>A</sub> = 25°C (Note 7)

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.

Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>).

#### **AC Electrical Characteristics**

(SOIC and SSOP Package)

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}\text{C to}$ +125°C $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$		$T_A = -40$ °C to +85°C $V_{CC} = 4.5$ V to 5.5V $C_L = 50$ pF		Units
Symbol	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150	-	150		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	3.2	5.0	1.4	6.6	2.0	5.0	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.0	3.3	5.0	2.0	7.6	2.0	5.0	115
t <sub>PZH</sub>	Output Enable Time	1.5	3.1	5.3	0.8	5.7	1.5	5.3	ns
$t_{PZL}$		1.5	3.1	5.3	1.5	7.2	1.5	5.3	115
t <sub>PHZ</sub>	Output Disable Time	1.5	3.6	5.4	1.3	7.2	1.5	5.4	no
t <sub>PLZ</sub>		1.5	3.4	5.4	1.0	7.0	1.5	5.4	ns

# **AC Operating Requirements**

Symbol	bol Parameter		$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$		
		Min	Max	Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH	1.5		2.5		1.0		ne	
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to CP	1.5		2.5		1.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH	1.0		2.5		1.0		ne	
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to CP	1.0		2.5		1.0		ns	
t <sub>W</sub> (H)	Pulse Width, CP	3.0		3.3		3.0		20	
t <sub>W</sub> (L)	HIGH or LOW	3.0		3.3		3.0		ns	

#### **Extended AC Electrical Characteristics**

(SOIC Package)

Symbol	Parameter	C <sub>L</sub> =	V to 5.5V	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 2	C to +85°C SV to 5.5V 250 pF te 9)	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 2 8 Outputs	C to +85°C 5V to 5.5V 250 pF Switching e 10)	Units
		Min	Max	Min	Max	Min	Max	1
t <sub>PLH</sub>	Propagation Delay	1.5	5.7	2.0	7.8	2.0	10.0	<del>                                     </del>
t <sub>PHL</sub>	CP to O <sub>n</sub>	1.5	5.7	2.0	7.8	2.0	10.0	ns
t <sub>PZH</sub>	Output Enable Time	1.5	6.2	2.0	8.0	2.0	10.5	
$t_{PZL}$		1.5	6.2	2.0	8.0	2.0	10.5	ns
t <sub>PHZ</sub>	Output Disable Time	1.0	5.5	(Note 11)		(Note 11)		200
$t_{PZL}$		1.0	5.5					ns

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE delay Time is dominated by the RC network (500 $\Omega$ , 250 pF) on the output and has been excluded from the datasheet.

### Skew (Note 16)

(SOIC Package)

Symbol	Parameter	T <sub>A</sub> = -40°C to +85°C  V <sub>CC</sub> = 4.5V-5.5V  C <sub>L</sub> = 50 pF  8 Outputs Switching (Note 12)  Max	T <sub>A</sub> = -40°C to +85°C  V <sub>CC</sub> = 4.5V-5.5V  C <sub>L</sub> = 250 pF  8 Outputs Switching (Note 13)  Max	Units
t <sub>OSHL</sub> (Note 14)	Pin to Pin Skew HL Transitions	1.0	1.8	ns
t <sub>OSLH</sub> (Note 14)	Pin to Pin Skew LH Transitions	1.0	1.8	ns
t <sub>PS</sub> (Note 13)	Duty Cycle LH–HL Skew	1.8	4.3	ns
t <sub>OST</sub> (Note 14)	Pin to Pin Skew LH/HL Transitions	2.0	4.3	ns
t <sub>PV</sub> (Note 15)	Device to Device Skew LH/HL Transitions	2.5	4.6	ns

Note 12: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 13: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t<sub>OSHL</sub>), LOW-to-HIGH (t<sub>OSLH</sub>), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t<sub>OST</sub>). This specification is guaranteed but not tested.

Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.


Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).


#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
				(T <sub>A</sub> = 25°C)
C <sub>IN</sub>	Input Capacitance	5.0	pF	$V_{CC} = 0V$
C <sub>OUT</sub> (Note 17)	Output Capacitance	9.0	pF	V <sub>CC</sub> = 5.0V

Note 17:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

# **AC Loading**





\*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load

Input Pulse Requirements

Amplitude	Rep. Rate	t <sub>w</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

# **AC Waveforms**




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 5. Propagation Delay, Pulse Width Waveforms






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms





# 

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20

→ 0.65 TYP


0.30 ± 0.10 TYP

♦ 0.12 W C A S B S

0.60 ± 0.15 TYP

MSA20 (REV A)





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MO-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com