# INTEGRATED CIRCUITS

# DATA SHEET



# 74LVT162240A

3.3V LVT 16-bit inverting buffer/driver with  $30\Omega$  termination resistors (3-State)

Product specification Supersedes data of 1995 Aug 22 IC23 Data Handbook





# 3.3V 16-bit inverting buffer/driver with 30 $\Omega$ termination resistors (3-State)

# 74LVT162240A

#### **FEATURES**

- 16-bit bus interface
- 3-State buffers
- Output capability: +12mA/-12mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Outputs include series resistance of 30Ω making external termination resistors unnecessary
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Same part as 74LVT16240A-1

## DESCRIPTION

The 74LVT162240A is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3V.

This device is an inverting 16-bit buffer that is ideal for driving bus lines. The device features four Output Enables (1ŌE, 2ŌE, 3ŌE, 4ŌE), each controlling four of the 3-State outputs.

The 74LVT162240A is designed with  $30\Omega$  series resistance in both the pull-up and pull-down output structures. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.

The 74LVT162240A is the same as the 74LVT16240A-1. The part number has been changed to reflect industry standards.




# QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay $nAx$ to $n\overline{Y}x$	$C_L = 50pF;$ $V_{CC} = 3.3V$	2.6	ns
C <sub>IN</sub>	Input capacitance nOE	V <sub>I</sub> = 0V or 3.0V	3	pF
C <sub>OUT</sub>	Output cap <mark>acitance</mark>	$V_O = 0V \text{ or } 3.0V$	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled; V <sub>CC</sub> = 3.6V	70	μΑ

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT162240A DL	VT162240A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT162240A DGG	VT162240A DGG	SOT362-1

#### LOGIC SYMBOL




#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1A0 - 1A3 2A0 - 2A3 3A0 - 3A3 4A0 - 4A3	Data inputs
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	1\overline{\bar{7}} - 1\overline{\bar{7}} 3 \\ 2\overline{\bar{7}} - 2\overline{\bar{7}} 3 \\ 3\overline{\bar{7}} - 3\overline{\bar{7}} 3 \\ 4\overline{\bar{7}} 0 - 4\overline{\bar{7}} 3 \end{array}	Data outputs
1, 48 25, 24	10E, 20E, 30E, 40E	Output enables
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage


# 3.3V 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

# 74LVT162240A


# LOGIC SYMBOL (IEEE/IEC)



# SCHEMATIC OF EACH OUTPUT



## **PIN CONFIGURATION**



# **FUNCTION TABLE**

INPUTS		OUTPUTS
nŌĒ	nAx	n₹x
L	L	Н
L	Н	L
Н	X	Z

H = High voltage level

L = Low voltage level

X = Don't care Z = High Impedance "off" state

# 3.3V 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

# 74LVT162240A

# **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
	DC output ourrent	Output in Low state	128	A
IOUT	DC output current	Output in High state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

#### NOTES:

# **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMIT	ITS	UNIT
STWIBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-12	mA
I <sub>OL</sub>	Low-level output current		12	mA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
 The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 3.3V 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

# 74LVT162240A

### DC ELECTRICAL CHARACTERISTICS

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Temp = -40°C to +85°C		+85°C	UNIT
				MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA			-0.85	1.2	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -12mA		2.0			V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 12mA				0.8	V
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	Control pins		0.1	±1	
	land balana armad	V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V			0.4	10	1 ,
tı	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>	5 4		0.1	1	μΑ
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0	Data pins <sup>4</sup>		-0.4	.4 -5	
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V			0.1	±100	μА
		$V_{CC} = 3V; V_I = 0.8V$	- %-	75	135		
$I_{HOLD}$	Bus Hold current A outputs <sup>6</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V	4, 35- /**	-75	-135		μΑ
		$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$	30	±500			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V			50	125	μА
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ or $V_{CC}$ OE/OE = Don't care			1	±100	μΑ
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 3.6V$ ; $V_O = 3.0V$ ; $V_I = V_{IL}$ or $V_{IH}$			0.5	5	μΑ
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 3.6V$ ; $V_{O} = 0.5V$ ; $V_{I} = V_{IL}$ or $V_{IH}$			0.5	-5	μΑ
I <sub>CCH</sub>		$V_{CC} = 3.6$ V; Outputs High, $V_I = GND$ or V	V <sub>CC</sub> , I <sub>O</sub> = 0		0.07	0.12	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or $V_{CC}$ , $I_{O} = 0$			4.0	6	mA
I <sub>CCZ</sub>		$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GND$ or $V_{CC}$ , $I_{O} = 0^5$			0.07	0.12	
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ -0.6V Other inputs at $V_{CC}$ or GND	/,		0.1	0.20	mA

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- 4. Unused pins at V<sub>CC</sub> or GND.
  5. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
- 6. This is the bus hold overdrive current required to force the input to the opposite logic state.

### **AC CHARACTERISTICS**

GND = 0V;  $t_R = t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				LI	MITS		
SYMBOL	PARAMETER	WAVEFORM	V <sub>C</sub>	c = 3.3V ±0	.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nAx to nYx	1	0.5 0.5	2.6 2.6	4.2 4.2	5.0 5.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	2	1.0 1.0	3.3 3.0	5.5 5.0	6.5 5.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	2	1.0 1.0	3.5 3.2	5.0 4.5	5.5 4.5	ns


1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25$ °C.

# 3.3V 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)


# 74LVT162240A

### **AC WAVEFORMS**

 $V_M = 1.5V$ ,  $V_{IN} = GND$  to 2.7V




Waveform 1. Input (nAx) to Output ( $n\overline{Y}x$ ) Propagation Delays



Waveform 2. 3-State Output Enable and Disable Times

### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
t <sub>PLZ</sub> /t <sub>PZL</sub>	6V
t <sub>PLH</sub> /t <sub>PHL</sub>	open

### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = \quad \text{Termination resistance should be equal to $Z_{OUT}$ of pulse generators.}$ 

FAMILY	INPUT PULSE REQUIREMENTS					
FAMILI	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>	
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns	

Input Pulse Definition


SW00003

# $3.3V\ LVT\ 16$ -bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

# 74LVT162240A

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5mm

SOT370-1




# 3.3V LVT 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

74LVT162240A

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



3.3V LVT 16-bit inverting buffer/driver with  $30\Omega$  termination resistors (3-State)

74LVT162240A

## **NOTES**



# 3.3V LVT 16-bit inverting buffer/driver with $30\Omega$ termination resistors (3-State)

74LVT162240A

### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date.  Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03548

Let's make things better.





