INTEGRATED CIRCUITS

DATA SHEET



74LVT126 3.3V Quad buffer (3-State)

Product specification Supersedes data of 1995 Dec 21 IC23 Data Handbook 1998 Feb 19





3.3V Quad buffer (3-State)

74LVT126

FEATURES

- Quad bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT126 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT126 device is a quad buffer that is ideal for driving bus lines. The device features four Output Enables (OE0, OE1, OE2, OE3), each controlling one of the 3-State outputs.

QUICK REFERENCE DATA

and 200V per I		3		
SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH}	Propagation delay An to Yn	C _L = 50pF; V _{CC} = 3.3V	2.3 2.4	ns
C _{IN}	Input capacitance	V _I = 0V or V _{CC}	4	pF
C _{OUT}	Output capacitance	Outputs disabled; $V_O = 0V$ or 3.0V	8	pF
laa-	Total supply current	Outputs disabled: Van = 3 6V	0.13	mΔ


ORDERING INFORMATION

OTTO LITTO INTO OTTO				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVT126 D	74LVT126 D	SOT108-1
14-Pin Plastic SSOP	-40°C to +85°C	74LVT126 DB	74LVT126 DB	SOT337-1
14-Pin Plastic TSSOP	-40°C to +85°C	74LVT126 PW	74LVT126PW DH	SOT402-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 5, 9, 12	A0 – A3	Data inputs
3, 6, 8, 11	Y0 – Y3	Data outputs
1, 4, 10, 13	OE0 – OE3	Output enable inputs
7	GND	Ground (0V)
14	V _{CC}	Positive supply voltage

PIN CONFIGURATION




LOGIC SYMBOL



3.3V Quad buffer (3-State)

74LVT126

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INP	UTS	OUTPUTS		
OEn	OEn An			
Н	L	L		
Н	Н	Н		
L	Х	Z		

H = High voltage level

= Low voltage level

= Don't care

X = Don't careZ = High impedance "off" state

42...

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage	23 0	-0.5 to +4.6	V
VI	DC input voltage ³	180	-0.5 to +7.0	V
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
1	DC output current	Output in Low state	128	mA
lout	DC output current	Out in High State	-64	mA
I _{IK}	DC input diode current	V _I < 0	-50	mA
I _{OK}	DC output diode current	V _O < 0	-50	mA
T _{stg}	Storage temperature range		-65 to 150	°C

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
 device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
 absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
		MIN	MAX	
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
la.	Low-level output current		32	mA
loL	Low-level output current; current duty cycle ≤ 50%, f ≥ 1kHz		64	IIIA
Δt/Δν	Input transition rise or fall rate; outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

1998 Feb 19 3

3.3V Quad buffer (3-State)

74LVT126

DC ELECTRICAL CHARACTERISTICS

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS			: -40°C to -	-85°C	UNIT	
							<u> </u>	
V _{IK}	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$			-0.9	-1.2	V	
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$		V _{CC} -0.2	V _{CC} -0.1			
V_{OH}	High-level output voltage	$V_{CC} = 2.7V; I_{OH} = -8mA$		2.4	2.5		V	
		$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.2		1	
		$V_{CC} = 2.7V; I_{OL} = 100\mu A$			0.1	0.2		
		V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5	1	
V_{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	V	
		$V_{CC} = 3.0V; I_{OL} = 32mA$			0.3	0.5	1	
		V _{CC} = 3.0V; I _{OL} = 64mA			0.4	0.55	1	
		V _{CC} = 0 or 3.6V; V _I = 5.5V	All inputs		1	10		
1.	Input leakage current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND	Control pins		±0.1	±1	۱۸	
łı	Imput leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$		0.1	1	μΑ		
		$V_{CC} = 3.6V; V_I = 0$	Data pins ⁴		-1	-5	1	
I _{OFF}	Output off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$	3 6		1	±100	μА	
		V _{CC} = 3V; V _I = 0.8V	400	75	150			
I _{HOLD}	Bus Hold current A inputs ⁶	$V_{CC} = 3V; V_I = 2.0V$	0),,	-75	-150		μΑ	
		$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			1	
I _{EX}	Current into an output in the High state when V _O > V _{CC}	$V_{O} = 5.5V$; $V_{CC} = 3.0V$			60	125	μΑ	
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GNI$ OE/OE = Don't care	D or V _{CC} ;		±1	±100	μΑ	
I _{OZH}	3-State output high current	$V_{CC} = 3.6V; V_{O} = 3.0V$			1	5	μΑ	
I _{OZL}	3-State output low current	$V_{CC} = 3.6V; V_{O} = 0.5V$			-1	- 5	μΑ	
I _{CCH}		V_{CC} = 3.6V; Outputs High, V_I = GND or	V _{CC} , I _O = 0		0.13	0.19		
I _{CCL}	Quiescent supply current	$V_{CC} = 3.6V$; Outputs Low, $V_I = GND$ or	V _{CC} , I _O = 0		2	7	mA	
I _{CCZ}	1	V _{CC} = 3.6V; Outputs Disabled; V _I = GNI	D or V_{CC} , $I_{O} = 0^5$		0.13	0.19	1	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6 Other inputs at V_{CC} or GND	V,		0.1	0.2	mA	

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.

- 4. Unused pins at V_{CC} or GND.
 5. I_{CCZ} is measured with outputs pulled up to V_{CC} or down to GND.
 6. This is the bus hold overdrive current required to force the input to the opposite logic state.

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500 Ω , T_{amb} = -40°C to +85°C.

				L	IMITS		
SYMBOL	PARAMETER	WAVEFORM	V _C	_{CC} = 3.3V ±0.3	3V	V _{CC} = 2.7V	UNIT
			MIN	TYP ¹	MAX	MAX	
t _{PLH} t _{PHL}	Propagation delay An to Yn	1	1.0 1.0	2.3 2.4	3.8 3.9	4.5 4.4	ns
t _{PZH} t _{PZL}	Output enable time OEn to Yn	2	1.0 1.1	3.6 3.6	5.4 5.2	6.1 5.8	ns
t _{PHZ}	Output disable time OEn to Yn	2	1.0 1.3	2.2 3.6	3.8 5.5	4.3 6.1	ns

1998 Feb 19 4


^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3.3V Quad buffer (3-State)


74LVT126

AC WAVEFORMS

 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V




Waveform 1. Input (An) to Output (Yn) Propagation Delays



Waveform 2. 3-State Output Enable and Disable Times

TEST CIRCUIT AND WAVEFORMS



TEST	SWITCH
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	6V
t _{PHZ} /t _{PZH}	GND

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	IN	PUT PULSE R	EQUIRE	MENTS		
FAIVIILT	Amplitude	Rep. Rate	t _W	t _R	t _F	
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns	


SV00092

3.3V Quad buffer (3-State)

74LVT126

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22	

3.3V Quad buffer (3-State)

74LVT126

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

						,												
UNIT	A max.	Α ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT337-1		MO-150AB			-95-02-04 96-01-18	

3.3V Quad buffer (3-State)

74LVT126

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1990E DATE
SOT402-1		MO-153				-94-07-12- 95-04-04

3.3V Quad buffer (3-State)

74LVT126

NOTES



3.3V Quad buffer (3-State)

74LVT126

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03515

Let's make things better.





