
## INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Jul 29 File under Integrated Circuits, IC24 1999 Jun 15



### 74LVC4245A

### **FEATURES**

- In accordance with JEDEC standard no. 8-1A
- Wide supply voltage range: 3 V port: 1.5 to 3.6 V

5 V port: 1.5 to 5.5 V

- CMOS low power consumption
- · Direct interface with TTL levels
- · Control inputs accept voltages up to 5.5 V.

#### DESCRIPTION

The 74LVC4245A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC4245A is an octal dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 and 5 V bus in a mixed 3/5 V supply environment.

The 74LVC4245A features an output enable (OE) input for easy cascading and a send/receive (DIR) input for direction control. ( $\overline{OE}$ ) controls the outputs so that the buses are effectively isolated.

In suspend mode, when V<sub>CCA</sub> is zero, there will be no current flow from one supply to the other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be smaller than  $V_{diode}$  (typ. 0.7 V).  $V_{CCA} \ge V_{CCB}$  (except in suspend mode).

QUICK REFERE GND = 0 V; T <sub>amb</sub>	E <b>NCE DATA</b> ₀ = 25 °C; t <sub>r</sub> = t <sub>f</sub> ≤ 2.5 ns.	a fatter		
SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay	C <sub>L</sub> = 50 pF		
	A <sub>n</sub> to B <sub>n</sub>	V <sub>CCA</sub> = 5.0 V	4.0	ns
	B <sub>n</sub> to A <sub>n</sub>	V <sub>CCB</sub> = 3.3 V	4.0	ns
C <sub>I/O</sub>	input/output capacitance		10.0	pF
C <sub>PDA</sub>	A port			
	A <sub>n</sub> to B <sub>n</sub>	$V_I = GND$ to $V_{CC}$ ; note 1	7.8	pF
	B <sub>n</sub> to A <sub>n</sub>	$V_I = GND$ to $V_{CC}$ ; note 1	27.9	pF
C <sub>PDB</sub>	B port			
	A <sub>n</sub> to B <sub>n</sub>	$V_I = GND$ to $V_{CC}$ ; note 1	26	pF
	B <sub>n</sub> to A <sub>n</sub>	$V_I = GND$ to $V_{CC}$ ; note 1	10.4	pF

### QUICK REFERENCE DATA

### Note

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

fo = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in Volts;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of the outputs.

### 74LVC4245A

### **FUNCTION TABLE**

See note 1.

INF	TUT	INPUT/C	DUTPUT
ŌĒ	DIR	A <sub>n</sub>	B <sub>n</sub>
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

#### Note

- 1. H = HIGH voltage level;
  - L = LOW voltage level;
  - X = don't care;
  - Z = high-impedance OFF-state.

#### **ORDERING INFORMATION**


OUTSIDE NORTH		PACKAGE					
AMERICA	NORTH AMERICA	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE	
74LVC4245AD	74LVC4245AD	–40 to +85 °C	24	SO	plastic	SOT137-1	
74LVC4245ADB	74LVC4245ADB		24	SSOP	plastic	SOT340-1	
74LVC4245APW	74LVC4245ADH		24	TSSOP	plastic	SOT355-1	
PINNING	17						

- -

#### PINNING

PIN	SYMBOL	DESCRIPTION
1	V <sub>CCA</sub>	DC supply voltage (5 V bus)
2	DIR	direction control
3, 4, 5, 6, 7, 8, 9 and 10	A <sub>0</sub> to A <sub>7</sub>	data inputs/outputs
11, 12 and 13	GND	ground (0 V)
14, 15, 16, 17, 18, 19, 20 and 21	B <sub>7</sub> to B <sub>0</sub>	data inputs/outputs
22	ŌĒ	output enable input (active LOW)
23 and 24	V <sub>CCB</sub>	DC supply voltage (3 V bus)

### 74LVC4245A



### 74LVC4245A

### **RECOMMENDED OPERATING CONDITIONS**

OVMDO	DADAMETED	CONDITIONS				
SYMBOL	PARAMETER	CONDITIONS	MIN. MAX.			
V <sub>CCA</sub>	DC supply voltage 5 V port (for maximum speed performance)	$V_{CCA} \ge V_{CCB}$ (see Fig.5)	1.5	5.5	V	
V <sub>CCB</sub>	DC supply voltage 3 V port $V_{CCA} \ge V_{CCB}$ (see Fig.5)(for low-voltage applications)		1.5	3.6	V	
VI	DC input voltage range (control inputs)		0	5.5	V	
V <sub>I/O</sub>	DC input voltage range; output 3-state		0	5.5	V	
	DC output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V	
T <sub>amb</sub>	operating ambient temperature range	see DC and AC characteristics per device	-40	+85	°C	
t <sub>r</sub> ,t <sub>f</sub>	input rise and fall times	V <sub>CCB</sub> = 2.7 to 3.0 V	0	20	ns/V	
		V <sub>CCB</sub> = 3.0 to 3.6 V	0	10	1	
		V <sub>CCA</sub> = 3.0 to 4.5 V	0	20	1	
		V <sub>CCA</sub> = 4.5 to 5.5 V	0	10	1	

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CCA</sub>	DC supply voltage 5 V port		-0.5	+6.5	V
V <sub>CCB</sub>	DC supply voltage 3 V port		-0.5	+4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-	-50	mA
VI	DC input voltage	note 1	-0.5	+6.5	V
I <sub>OK</sub>	DC output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	-	±50	mA
V <sub>I/O</sub>	DC output voltage; output HIGH or LOW	note 1	-0.5	V <sub>CC</sub> + 0.5	V
	DC input voltage; output 3-state	note 1	-0.5	+6.5	V
lo	DC output diode current	$V_{O} = 0$ to $V_{CC}$	-	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		-	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation per package				
	plastic mini-pack (SO)	above 70 °C derate linearly with 8 mW/K	_	500	mW
	plastic shrink mini-pack (SSOP and TSSOP)	above 60 °C derate linearly with 5.5 mW/K	-	500	mW

### Note

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 74LVC4245A

### DC CHARACTERISTICS

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDITIONS	S	Ta	<sub>umb</sub> (°C)			
SYMBOL	PARAMETER		V <sub>CCA/B</sub>	-4	0 to +85		UNIT	
		OTHER	(V)	MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	-	
VIH	HIGH-level input voltage	3 V port	2.7 to 3.6	2.0	-	-	V	
		5 V port	4.5 to 5.5	2.0	_	-	1	
V <sub>IL</sub>	LOW-level input voltage	3 V port	2.7 to 3.6	_	_	0.8	V	
		5 V port	4.5 to 5.5	-	-	0.8	1	
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12 \text{ mA}$	2.7	V <sub>CC</sub> – 0.5	-	-	V	
	(3 V port)	$V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \ \mu\text{A}$	3.0	V <sub>CC</sub> - 0.2	V <sub>CC</sub>	-	1	
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	3.0	V <sub>CC</sub> – 1.0	-	-	1	
	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12 \text{ mA}$	4.5	V <sub>CC</sub> – 0.5	-	-	V	
	(5 V port)	$V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \ \mu\text{A}$	4.5	$V_{CC} - 0.2$	V <sub>CC</sub>	-	1	
		$V_I = V_{IH} \text{ or } V_{IL}; I_O = -24 \text{ mA}$	4.5	$V_{CC} - 0.8$	-	-	1	
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}; I_O = 12 \text{ mA}$	2.7		-	0.40	V	
	(3 V port)	$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 100 \ \mu \text{A}$	3.0	_	-	0.20		
		$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 24 \text{ mA}$	3.0	-	-	0.55	1	
	LOW-level output voltage	$V_{I} = V_{IH}$ or $V_{IL}$ ; $I_{O} = 12 \text{ mA}$	4.5	_	-	0.40	V	
	(5 V port)	$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100 \ \mu A$	4.5	_	-	0.20	]	
		$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 24 \text{ mA}$	4.5	-	-	0.55	1	
l <sub>l</sub>	input leakage current	$V_1 = 5.5$ V or GND; note 2	3.6	-	±0.1	±5	μA	
I <sub>IHZ</sub> /I <sub>ILZ</sub>	input current for common I/O pins (3 V port)	$V_{I} = V_{CC}$ or GND	3.6	_	0.1	±15	μA	
	input current for common I/O pins (5 V port)	$V_I = V_{CC}$ or GND	5.5	_	0.1	±15	μA	
I <sub>OZ</sub>	3-state output OFF-state current (3 V port)	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or } GND$	3.6	-	0.1	±5	μA	
	3-state output OFF-state current (5 V port)	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or } GND$	5.5	-	0.1	±5	μA	
I <sub>CC</sub>	quiescent supply current (3 V port)	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$	3.6	-	0.1	10	μA	
	quiescent supply current (5 V port)	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	0.1	10	μA	
Δl <sub>CC</sub>	additional quiescent supply current per control pin (3 V port)	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0$	2.7 to 3.6	-	5	500	μA	
	additional quiescent supply current per control pin (5 V port)	$V_I = V_{CC} - 2.1 \text{ V}; I_O = 0$	4.5 to 5.5	_	5	500	μA	
	•							

### Notes

1. All typical values are at V\_{CCA} = 5.0 V, V\_{CCB} = 3.3 V and T\_{amb} = 25 °C.

2. Not for I/O pins.

### 74LVC4245A

### AC CHARACTERISTICS

GND = 0 V;  $t_r$  =  $t_f$   $\leq$  2.5 ns; CL = 50 pF;  $T_{amb}$  = -40 to 85  $^\circ C.$ 


					LIMI	тѕ			
SYMBOL	PARAMETER	WAVEFORMS		١	/ <sub>CCA</sub> = 5 \	/ ± 0.5	V		
STMBOL	PARAMETER	WAVEFORMIS	V <sub>CCB</sub>	= 3.3 V :	± 0.3 V	v v	и <sub>ссв</sub> = 2.	7 V	
			MIN.	<b>TYP.</b> <sup>(1)</sup>	MAX.	MIN.	<b>TYP.</b> <sup>(2)</sup>	MAX.	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$	see Figs 4 and 7	1.5	4.0	6.5	1.5	4.5	7.0	ns
	propagation delay $B_n$ to $A_n$	see Figs 4 and 7	1.5	4.0	6.5	1.5	4.5	7.0	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $A_n$	see Figs 6 and 7	1.5	6.2	10	1.5	7.0	11.0	ns
	3-state output enable time $\overline{OE}$ to $B_n$	see Figs 6 and 7	1.5	5.0	8.1	1.5	5.7	8.7	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time $\overline{OE}$ to $A_n$	see Figs 6 and 7	1.5	5.3	7.5	1.5	5.7	8.0	ns
	3-state output disable time $\overline{OE}$ to $B_n$	see Figs 6 and 7	1.5	<b>5</b> .8	7.8	1.5	6.2	8.5	ns


#### Notes

1. Typical values are measured at V<sub>CCA</sub> = 5.0 V and V<sub>CCB</sub> = 3.3 V and T<sub>amb</sub> = 25 °C.


2. Typical values are measured at V<sub>CCA</sub> = 5.0 V and T<sub>amb</sub> = 25 °C.

### AC WAVEFORMS





### 74LVC4245A



SOT137-1


### Octal dual supply translating transceiver; 3-state

### 74LVC4245A


97-05-22

### **PACKAGE OUTLINES**





### 74LVC4245A



SOT355-1

## Octal dual supply translating transceiver; 3-state

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

### А Х = v 🕅 A HF 13 Q 4 (A<sub>3</sub>) pin 1 index detail X + + w (M) е 2.5 5 mm 0 scale DIMENSIONS (mm are the original dimensions) Α D<sup>(1)</sup> E<sup>(2)</sup> H<sub>E</sub> Z <sup>(1)</sup> $\mathbf{A}_{1}$ L Q θ $A_3$ С v w A<sub>2</sub> bp е Lp у max

#### Notes

UNIT

mm

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

0.25

0.30

0.19

0.2

0.1

0.95

0.80

0.15

0.05

1.10

OUTLINE		REFERI	ENCES		EUROPEAN PROJECTION ISSUE DAT	
VERSION	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				<del>93-06-16</del> 95-02-04

0.65

6.6

6.2

0.75

0.50

1.0

0.4

0.3

0.2

0.13

0.1

4.5 4.3

7.9

7.7

0.5 0.2

8°

0°

### 74LVC4245A

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

### 74LVC4245A

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW <sup>(1)</sup>		
BGA, SQFP	not suitable	suitable		
HLQFP, HSQFP, HSOP, SMS	not suitable <sup>(2)</sup>	suitable		
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable		

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

74LVC4245A

NOTES



74LVC4245A

NOTES



# Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr 6 A-1101 WIEN P.O. Box 213 Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510 Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 02 67 52 2531, Fax. +39 02 67 52 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381. Fax +9-5 800 943 0087 Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

245004/03/pp16

Date of release: 1999 Jun 15

Document order number: 9397 750 06037

Let's make things better.







Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,

Tel. +48 22 612 2831, Fax. +48 22 612 2327

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,

Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Slovakia: see Austria

Portugal: see Spain

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Alimendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793