SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ABT16373A ... WD PACKAGE

SCBS160C – DECEMBER 1992 – REVISED MAY 1997

- Members of the Texas Instruments *Widebus*[™] Family
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16373A are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

| SN74ABT163734 | A DG (TOP VI | | R DL PACKAGE |
|--|---|--|--|
| 10E 10I 102 GND 103 104 Vcc 105 106 GND 107 108 201 202 GND 203 204 Vcc 205 206 GND 207 208 207 208 207 | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 | 48 47 46 45 44 43 42 41 40 39 38 37 36 35 | 1LE 1D1 1D2 GND 1D3 1D4 V _{CC} 1D5 1D6 GND 1D7 1D8 2D1 2D2 GND 2D3 2D4 V _{CC} 2D5 2D6 GND 2D7 2D8 2LE |
| | | | |

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16373A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16373A is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




Copyright © 1997, Texas Instruments Incorporated

SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS160C - DECEMBER 1992 - REVISED MAY 1997


| | FUNCTION TABLE (each 8-bit section) | | | | | | | | | | | |
|---------------|--|---|----------------|--|--|--|--|--|--|--|--|--|
| INPUTS OUTPUT | | | | | | | | | | | | |
| OE | LE | Q | | | | | | | | | | |
| L | Н | Н | Н | | | | | | | | | |
| L | Н | L | L | | | | | | | | | |
| L | L | Х | Q ₀ | | | | | | | | | |
| н | Х | Х | Z | | | | | | | | | |

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | |
|--|----------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high or power-off state, V _O | |
| Current into any output in the low state, I _O : SN54ABT16373A | 96 mA |
| SN74ABT16373A | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | –18 mA |
| Output clamp current, I _{OK} (V _O < 0) | |
| Package thermal impedance, θ _{JA} (see Note 2): DGG package | 89°C/W |
| DL package | |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

£....

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

| | | 4.1 | SN54ABT1 | 6373A | SN74ABT1 | 6373A | UNIT |
|---------------------|------------------------------------|-----------------|----------|-------|----------|-------|------|
| | | A ST | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | 80 X - | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | NEL OF | 2 | | 2 | | V |
| VIL | Low-level input voltage | C | | 0.8 | | 0.8 | V |
| VI | Input voltage | | 0 | VCC | 0 | VCC | V |
| ЮН | High-level output current | | | -24 | | -32 | mA |
| IOL | Low-level output current | | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | | 200 | | μs/V |
| ТА | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS160C – DECEMBER 1992 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | TEST CO | | Т | A = 25°C | ; | SN54ABT | 16373A | SN74ABT1 | 6373A | |
|------------------|------------------|---|--------------------------|-----|------------------|-------|---------|--------|----------|-------|------|
| ۲ | PARAMETER | TEST COI | NDITIONS | MIN | TYP [†] | MAX | MIN | MAX | MIN | MAX | UNIT |
| VIK | | V _{CC} = 4.5 V, | lj = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | | V _{CC} = 4.5 V, | I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| Vон | | $V_{CC} = 5 V$, $I_{OH} = -3 mA$ | | | | | 3 | | 3 | | V |
| | | V _{CC} = 4.5 V | I _{OH} = -24 mA | 2 | | | 2 | | | | v |
| | | VCC = 4.3 V | I _{OH} = -32 mA | 2* | | | | | 2 | | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | V |
| VOL | | VCC = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | v |
| V _{hys} | | | | | 100 | | | | | | mV |
| I | | $V_{CC} = 0$ to 5.5 V V _I = V _{CC} or GN | | | | ±1 | | ±1 | | ±1 | μΑ |
| IOZPU | J‡ | $V_{CC} = 0 \text{ to } 2.1 \text{ V}$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}$ | | | | ±50 | | ±50 | | ±50 | μA |
| IOZPE |)‡ | $V_{CC} = 2.1 V \text{ to } 0.000 V_{O} = 0.5 V \text{ to } 2.0000 V_{O}$ | | | ±50 | | ±50 | | ±50 | μΑ | |
| IOZH | | $V_{CC} = 2.1 V_{to} $ $V_{O} = 2.7 V_{to} $ | | | | 10 | 34 | 10 | | 10 | μA |
| I _{OZL} | | $V_{CC} = 2.1 \text{ V}$ to 5 $V_{O} = 0.5 \text{ V}$, $\overline{\text{OE}}$ | | | 3E | -10 | w. | -10 | | -10 | μΑ |
| loff | | $V_{CC} = 0, V_{I} \text{ or } V$ | ′ _O ≤ 4.5 V | | | ±100 | | | | ±100 | μA |
| ICEX | Outputs high | V _{CC} = 5.5 V, | V _O = 5.5 V | | | 50 | | 50 | | 50 | μA |
| ١٥ | - | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |
| | Outputs high | | | | | 2 | | 2 | | 2 | |
| ICC | Outputs low | $V_{CC} = 5.5 V, I_O$ $V_I = V_{CC} \text{ or } GN$ | | | | 85 | | 85 | | 85 | mA |
| | Outputs disabled | | | | | 2 | | 2 | | 2 | |
| ∆ICC¶ | | $V_{CC} = 5.5$ V, One input at 3.4 V, Other inputs at V_{CC} or GND | | | | 1.5 | | 1.5 | | 1.5 | mA |
| Ci | | VI = 2.5 V or 0.5 | V | | 3.5 | | | | | | pF |
| Co | | V _O = 2.5 V or 0. | 5 V | | 9.5 | | | - | | | pF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡]This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | V _{CC} = 5 V, T _A = 25°C [#] | | SN54ABT | 16373A | SN74ABT | UNIT | |
|-----------------|---|--|-----|---------|--------|---------|------|----|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| tw | Pulse duration, LE high | 3.3 | | 3.3 | | 3.3 | | ns |
| t _{su} | Setup time, data before LE \downarrow | 1.5 | | 2.4 | | 1.5 | | ns |
| th | Hold time, data after LE \downarrow | 1 | | 2.2 | | 1 | | ns |

[#] These values apply only to the SN74ABT16373A.

SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS160C - DECEMBER 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| | | | | SN54 | ABT163 | 73A | | |
|------------------|-----------------|----------------|----------|----------------------|--------|-----|-----|------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | Vo Tj | CC = 5 V A = 25°C | ; | MIN | МАХ | UNIT |
| | | | MIN | TYP | MAX | | | |
| tPLH | D | Q | 1.4 | 3.7 | 5.3 | 1.4 | 6.5 | ns |
| ^t PHL | U | Q | 2 | 4 | 5.4 | 2 | 6.5 | 115 |
| ^t PLH | LE | Q | 1.7 | 4.1 | 5.7 | 1.7 | 7 | ns |
| ^t PHL | LL | Q | 2.3 | 4.3 | 5.6 | 2.3 | 6.3 | 115 |
| ^t PZH | OE | Q | 1.1 | 3.4 | 5 | 1.1 | 6.4 | 20 |
| ^t PZL | ÛE | Q | 1.5 | 3.5 | 4.9 | 1.5 | 5.8 | ns |
| ^t PHZ | OE | Q | 2.4 | 5.1 | 7.1 | 2.4 | 8.3 | 200 |
| ^t PLZ | UE | Q | 1.6 | 4.4 | 6.3 | 1.6 | 8 | ns |


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| | | | - 40 | 10-11 | SN74 | ABT163 | 373A | | |
|------------------|-----------------|---|----------------|---------|-------------------|---------|------|-----|------|
| PARAMETER | FROM (INPUT) | | TO (OUTPUT) | VC T | c = 5 V = 25°C | !, ; | MIN | МАХ | UNIT |
| | | | 132 | MIN | TYP | MAX | | | |
| ^t PLH | D | | | 1.4 | 3.7 | 5.3 | 1.4 | 6.3 | ns |
| ^t PHL | U U | 4 | 2 | 4 | 5.4 | 2 | 6.2 | 115 | |
| ^t PLH | LE | | Q | 1.7 | 4.1 | 5.7 | 1.7 | 6.7 | ns |
| ^t PHL | | | Q | 2.3 | 4.3 | 5.6 | 2.3 | 6.1 | 115 |
| ^t PZH | OE | | Q | 1.1 | 3.4 | 5 | 1.1 | 6.1 | ns |
| tPZL | 0E | | Q | | 3.5 | 4.9 | 1.5 | 5.6 | 115 |
| ^t PHZ | ŌĒ | | Q | 2.4 | 5.1 | 7.1 | 2.4 | 8.1 | 200 |
| ^t PLZ | | | Q | 1.6 | 4.4 | 5.8 | 1.6 | 6.5 | ns |



SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS160C – DECEMBER 1992 – REVISED MAY 1997



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



9-Oct-2007

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 5962-9320001QXA | ACTIVE | CFP | WD | 48 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 74ABT16373ADGGRE4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ABT16373ADGGRG4 | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16373ADGGR | ACTIVE | TSSOP | DGG | 48 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16373ADL | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16373ADLG4 | ACTIVE | SSOP | DL | 48 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16373ADLR | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT16373ADLRG4 | ACTIVE | SSOP | DL | 48 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ABT16373AWD | ACTIVE | CFP | WD | 48 | 1 | TBD | A42 SNPB | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE MATERIALS INFORMATION

11-Mar-2008

TAPE AND REEL INFORMATION



Pocket Quadrants


| *All dimensions are nominal | |
|-----------------------------|--|
|-----------------------------|--|

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadra |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|----------------|
| SN74ABT16373ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 15.8 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ABT16373ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal


| Device | Packa | age Ty | ре | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|-------|--------|----|-----------------|------|------|-------------|------------|-------------|
| SN74ABT16373ADGGR | TS | SSOP | | DGG | 48 | 2000 | 346.0 | 346.0 | 41.0 |
| SN74ABT16373ADLR | S | SOP | | DL | 48 | 1000 | 346.0 | 346.0 | 49.0 |

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.


D. Falls within JEDEC MO-153



MECHANICAL DATA

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

WD (R-GDFP-F**)

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO -146AA GDFP1-F56 and JEDEC MO -146AB



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications |
|-----------------------------|------------------------|--------------------|
| Amplifiers | amplifier.ti.com | Audio |
| Data Converters | dataconverter.ti.com | Automotive |
| DSP | dsp.ti.com | Broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control |
| Interface | interface.ti.com | Medical |
| Logic | logic.ti.com | Military |
| Power Mgmt | power.ti.com | Optical Networking |
| Microcontrollers | microcontroller.ti.com | Security |
| RFID | www.ti-rfid.com | Telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging |
| - | | Wireless |

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/pticalnetwork www.ti.com/security www.ti.com/security www.ti.com/video www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated