GND ∏25

A18 **∏**26

OEBA [27

LEBA **□**28

32 | GND

31 **∏** B18

29

30 CLKBA

∏ GND

SCBS700E - JULY 1997 - REVISED NOVEMBER 2002

SN54LVTH16501...WD PACKAGE **Members of the Texas Instruments** SN74LVTH16501... DGG OR DL PACKAGE Widebus™ Family (TOP VIEW) **UBT** ™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for OEAB [56 ∏ GND Operation in Transparent, Latched, or 55 CLKAB LEAB 2 **Clocked Mode** 54 🛮 B1 A1 **∐** 3 State-of-the-Art Advanced BiCMOS GND 4 53 | GND Technology (ABT) Design for 3.3-V A2 🛮 5 52 B2 **Operation and Low Static-Power** 51 B3 A3 🛮 6 Dissipation v_{cc} 7 50 VCC 49 🛮 B4 **Support Mixed-Mode Signal Operation (5-V** A4 🛮 8 48 🛮 B5 Input and Output Voltages With 3.3-V V_{CC}) A5 🛮 9 47 **∏** B6 A6 ∏ 10 **Support Unregulated Battery Operation** GND 11 46 **∏** GND Down to 2.7 V A7 [12 45 П в7 Typical V_{OLP} (Output Ground Bounce) 44 🛮 B8 A8 🛮 13 <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$ 43 🛮 B9 Ioff and Power-Up 3-State Support Hot 42 B10 Insertion 41 **∏** B11 Bus Hold on Data Inputs Eliminates the 40 **∏** B12 **Need for External Pullup/Pulldown** 39 **∏** GND Resistors 38 🛮 B13 Distributed V_{CC} and GND Pins Minimize 37 **∏** B14 **High-Speed Switching Noise** 36 **∏** B15 V_{CC} [] 22 35 □ v_{cc} Flow-Through Architecture Optimizes PCB A16 23 **∏** B16 34 Layout A17 🛮 24 33 **∏** B17 Latch-Up Performance Exceeds 500 mA Per

description/ordering information

ESD Protection Exceeds JESD 22

- 200-V Machine Model (A115-A)

- 2000-V Human-Body Model (A114-A)

JESD 17

The 'LVTH16501 devices are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

ORDERING INFORMATION

TA	PACKAGI	<u>:</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVTH16501DL	LVTH16501	
-40°C to 85°C	330F - DL	Tape and reel	SN74LVTH16501DLR	LVIHIOSOI	
	TSSOP – DGG	Tape and reel	SN74LVTH16501DGGR	LVTH16501	
−55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16501WD	SNJ54LVTH16501WD	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments.



SCBS700E - JULY 1997 - REVISED NOVEMBER 2002

description/ordering information (continued)

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

	INPUTS								
OEAB	LEAB	CLKAB	A	В					
L	X	X	X	Z					
Н	H	X	L	L					
Н	H	X	Н	Н					
Н	L	\uparrow	L	L					
Н	L	\uparrow	Н	Н					
Н	L	Н	Х	в ₀ ‡ в ₀ §					
Н	L	L	Х	В ₀ §					


[†] A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

SCBS700E - JULY 1997 - REVISED NOVEMBER 2002

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)—0.5 V to	o V _{CC} + 0.5 V
Current into any output in the low state, I _O : SN54LVTH16501	96 mA
SN74LVTH16501	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH16501	48 mA
SN74LVTH16501	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	64°C/W
DL package	56°C/W
Storage temperature range, T _{stq}	35°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 2. This current flows only when the output is in the high state and V_O > V_{CC}.

 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS700E – JULY 1997 – REVISED NOVEMBER 2002

recommended operating conditions (see Note 4)

			SN54LVT	H16501	SN74LVTI	H16501	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
V _I	Input voltage		5.5		5.5	V	
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS700E - JULY 1997 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54LVTH16501			SN74LVTH16501		
PAR	RAIMETER TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.	2		V _{CC} -0	.2		
Vон		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2	
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5	
VOL			I _{OL} = 16 mA			0.4			0.4	V
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	V
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				
	=		I _{OL} = 64 mA						0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		2 15	10			10	
Ιį			V _I = 5.5 V	40	No. 1	20			20	μΑ
	A or B ports‡	V _{CC} = 3.6 V	VI = VCC	3	2 . CI				1	
			V _I = 0	-5		-5				
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	0 2.					±100	μΑ
		V _{CC} = 3 V	V _I = 0.8 V	75			75			
l _{l(hold)}	A or B ports	VCC = 3 V	V _I = 2 V	- 75			-75		μΑ	
		V _{CC} = 3.6 √§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500	
IOZPU		$\frac{\text{VCC}}{\text{OE/OE}} = 0 \text{ to } 1.5 \text{ V, VO} = 0$	0.5 V to 3 V,			±100*			±100	μА
IOZPD		$\frac{\text{V}_{CC}}{\text{OE}/\text{OE}} = 1.5 \text{ V to } 0, \text{V}_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ
	V _{CC} = 3.6 V,		Outputs high			0.19			0.19	
ICC		$I_0 = 0$,	Outputs low			5			5	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
ΔICC¶		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND				0.2			0.2	mA
C _i		V _I = 3 V or 0			4			4		pF
C _{io}		V _O = 3 V or 0			10			10		pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused pins at V_{CC} or GND § This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. ¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS700E – JULY 1997 – REVISED NOVEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54LVTH16501			SN74LVTH16501				
				V _{CC} =		V _{CC} =	2.7 V	V _{CC} =		VCC =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f _{clock} Clock frequency				150		150		150		150	MHz
	t _W Pulse duration	LE high		3.3		3.3		3.3		3.3		ns
۱W		CLK high or low		3.3		3.3		3.3		3.3		115
		A before CLKAB↑	2.5		2.8		2.1		2.4			
١.	Catum times	B before CLKBA↑		2.5		2.8		2.1		2.4		
t _{su}	Setup time	A on D b of one I E l	CLK high	3.4		2.8		2.4		1.6		ns
		A or B before LE↓	CLK low	2.2		1.3		1.4		0.5		
.	t _h Hold time	A or B after CLK↑ A or B after LE↓		2.2		1.5		1		0		ne
٠'n				2.1		1.9		1.7	•	1.7		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


			SN54LVTH16501				SN74LVTH16501					
PARAMETER	FROM (INPUT)			V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7		2.7 V	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
f _{max}			150		150		150			150		MHz
^t PLH	D or A	A or B	1.2	4.3		4.7	1.3	2.7	3.7		4	ns
t _{PHL}	B or A	AOIB	1.2	4.3		4.6	1.3	2.4	3.7		4	110
^t PLH	LEBA or LEAB	A or B	1.4	6.2		6.6	1.5	3.4	5.1		5.7	ns
t _{PHL}	LEBA OF LEAD	AOIB	1.4	5.9		6.5	1.5	3.5	5.1		5.7	115
^t PLH	CLKBA or	A or B	1.2	6		6.7	1.3	3.5	5.1		5.7	ns
^t PHL	CLKAB	A OI B	1.2	5.9		6.6	1.3	3.4	5.1		5.7	115
^t PZH	OFDA OFAD	A or B	1.2	5.5		5.9	1.3	3.4	4.8		5.5	ns
t _{PZL}	OEBA or OEAB	AUID	1.2	5.5		5.9	1.3	3.4	4.8		5.5	115
t _{PHZ}	OEBA or OEAB	A or B	1.6	6.3		6.7	1.7	4.2	5.8		6.3	20
^t PLZ	OEDA UI OEAB	AUIB	1.6	6.1		6.6	1.7	3.8	5.8		6.3	ns

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS700E - JULY 1997 - REVISED NOVEMBER 2002





NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9677701QXA	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC
74LVTH16501DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
74LVTH16501DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16501DGGR	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH16501DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16501DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54LVTH16501WD	ACTIVE	CFP	WD	56	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA


GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated