D3 🗆 2

 R_B

5

6

7

D4 [

 R_A

04 [

GND [

SN54LS670 . . . J OR W PACKAGE

SN74LS670 . . . D OR N PACKAGE

(TOP VIEW)

J16∏VCC

15 D1

14 □ WA

 \square W_B 13

] <u>G</u>W

7 GR

11 _ Q1

10 D 02

9


SDLS193 - MARCH 1974 - REVISED MARCH 1988

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 512 Words of n-Bits
- · For Use as:

Scratch-Pad Memory **Buffer Storage between Processors** Bit Storage in Fast Multiplication Designs

- 3-State Outputs
- SN54LS170 and SN74LS170 Are Similar But **Have Open-Collector Outputs**

SN54LS670 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection.

description

The SN54LS670 and SN74LS670 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high-level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, Gw, is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, GR, is high, the data outputs are inhibited and go into the high-impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.


This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 nanoseconds typical) and the read time (24 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All inputs except read enable and write enable are buffered to lower the drive requirements to one Series 54LS/74LS standard load, and input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and have high-sink-current, three-state outputs. Up to 128 of these outputs may be bus connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54LS670 is characterized for operation over the full military temperature range of -55° C to 125° C; the SN74LS670 is characterized for operation from 0° C to 70° C.

SDLS193 - MARCH 1974 - REVISED MARCH 1988

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WR	ITE INP	JTS		WORD							
WB	WA	Ğω	0	1	2	3					
L	L	L	Q = D	α ₀	α ₀	α ₀					
L	Н	L	Q ₀	Q = D	a_0	Q_0					
Н	L	L	α ₀	o_0	Q = D	Q_0					
Н	Н	L	00	a_0	Q_0	Q = D					
X	X	Н	a_0	α_0	σ_0	Q ₀					


READ FUNCTION TABLE (SEE NOTES A AND D)


RE	AD INP	UTS 🛒				
RB	RA	GR	0.1	Q2	Q3	Q4
L.	0.5	A.L	W0B1	W0B2	W0B3	W0B4
100	H	- PL-3	W1B1	W1B2	W1B3	W1B4
HIL	L	L.	W2B1	W2B2	W2B3	W2B4
Н	H.	L	W3B1	W3B2	W3B3	W3B4
X	X	Н	z	Z	Z	Z

NOTES: A. H = high level, L = low level, X = irrelevant, Z = high impedance (off)


- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs. C. Q_0 = the level of Q before the indicated input conditions were established.
- D. W0B1 = The first bit of word 0, etc.

schematics of inputs and outputs





logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.



SDLS193 - MARCH 1974 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .					 									7 V
Input voltage		 			 									7 V
Off-state output voltage		 			 									5.5 V
Operating free-air temperature range:														
	SN74LS670				 						(0°(Cto	70°C د
Storage temperature range					 			_		(35	°C	to	150°C

recommended operating conditions

		SI	N54LS6	70	SI			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			7.4	-1			-2.6	mA
Low-level output current, IOL				4			8	mA
Width of write-enable or read-enable pulse, t _W		25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{Su} (D)	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{su} (W)	15	18	5	15			ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15	C	'U	15			ns
(see Note 2 and Figure 2)	Write select with respect to write enable, th(W)	5	110		5			ns
Latch time for new data, t _{latch} (see Note 3)		25			25			ns
Operating free-air temperature range, TA		-55		125	0		70	°c

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t_{su(W)} can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during t_{h(W)} will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
- 3. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

SDLS193 - MARCH 1974 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS [†]				V54LS6	70	SI			
	PARAMETER	MIN TYP‡ MAX MIN TYP‡					MAX	UNIT			
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
Vou	High-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OH} = -1 mA	2.4	3.4					V
νон	riigh-level output vortage	V _{IL} = V _{IL} max		$I_{OH} = -2.6 \text{ mA}$				2.4	3.1		V
V/01		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	V _{IL} = V _{IL} max		IOL = 8 mA	-				0.35	0.5	1 °
lozн	Off-state output current, high-level voltage applied	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 2.7 V			20			20	μΑ
IOZL	Off-state output current, low-level voltage applied	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 0.4 V			-20			-20	μА
	Input current at	V _{CC} = MAX,	Any D, R, or V	N			0.1			0.1	
11	maximum input voltage		\overline{G}_{W}				0.2			0.2	mA
	maximum input voltage	V ₁ = 7 V	GR				0.3			0.3	1
		V _{CC} = MAX,	Any D, R, or \	N	4		20			20	
ΉΗ	High-level input current		Ğ₩		15/		40			40	μΑ
		V _I = 2.7 V	GR	₹ 30°		4	60			60	1
		V _{CC} = MAX,	Any D, R, or \	W	C		-0.4			-0.4	
11L	Low-level input current	$V_i = 0.4 \text{ V}$	G _W		10		-0.8			-0.8	mA
			GR				-1.2			-1.2]
los	Short-circuit output current §	V _{CC} = MAX		0	-30		-130	-30		-130	mA
ICC	Supply current	VCC = MAX,	See Note 4			30	50		30	50	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Read select	Any Q	$C_L = 15 pF$, $R_L = 2 k\Omega$,		23	40	
t _{PHL}	Head select	Ally Q	See Figures 1 and 2		25	45	ns
^t PLH	Write enable	Any Q	C _L = 15 pF, R _L = 2 kΩ,		26	45	
^t PHL	- Wille enable	Ally Q			28	50	ns
^t PLH	Data	Data Any Q See Figures 1			25	45	
tPHL	Data	Ally C			23	40	ns
^t PZH			C _L = 15 pF, R _L = 2 kΩ,		15	35	
^t PZL	Read enable	Any Q	See Figures 1 and 4		22	40	ns
^t PHZ	Tread chable	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$C_L = 5 pF$, $R_L = 2 k\Omega$,		30	50	
^t PLZ			See Figures 1 and 4		16	35	ns

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 4: Maximum I_{CC} is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All diodes are 1N3064 or equivalent.

LOAD CIRCUIT



VOLTAGE WAVEFORMS (S1 AND S2 ARE CLOSED)


NOTES: A. High-level input pulses at the select and data inputs are illustrated; however, times associated with low-level pulses are measured from the same reference points.

- B. When measuring delay times from a read-select input, the read-enable input is low.
- C. Input waveforms are supplied by generators having the following characteristics: PRR \leq 2 MHz, $Z_{out} \approx$ 50 Ω , duty cycle \leq 50%, $t_r \leq$ 15 ns, $t_r \leq$ 6 ns.

FIGURE 2




PARAMETER MEASUREMENT INFORMATION



NOTES: A. Each select address is tested. Prior to the start of each of the above tests both write and read address inputs are stabilized with $W_A = R_A$ and $W_B = R_B$. During the test G_R is low. B. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50 \Omega$, duty cycle \leq 50%,

 $t_r \le 15 \text{ ns, } t_r \le 6 \text{ ns.}$

FIGURE 3



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. Waveforms 1 is for an output with internal conditions such that the output is low except when disabled by the read-enable input. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the read enable input.

- B. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
- C. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50~\Omega$, duty cycle \leq 50%, $t_r \le 15$ ns, $t_r \le 6$ ns.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

