

January 1991 Revised August 1999

74FR573

Octal D-Type Latch with 3-STATE Outputs

General Description

The 74FR573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally identical to the 74F573.

Features

- Broadside pinout aids in PC layout
- Functionally identical to the 74F373, 74F573
- Outputs have current sourcing capability of 15 mA and current sinking capability of 64 mA

3.


■ Guaranteed pin-to-pin skew

Ordering Code:

Order Number Package Number		Package Number	Package Description
	74FR573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
	74FR573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0,300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input (Active-LOW)
LE	Latch Enable Input (Active-HIGH)
D ₀ -D ₇	Data Inputs
O ₀ -O ₇	3-STATE Latch Outputs


Functional Description

The 74FR573 contains eight D-type latches with 3-STATE output buffers. When the latch enable (LE) input is HIGH, data on the $\mathbf{D}_{\mathbf{n}}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode, but this does not interfere with entering new data into the latches.

Function Table

	Inputs	Output					
OE	LE	D _n	O _n				
L	Н	Н	Н				
L	Н	L	L				
L	L	X	O_{n-1}				
Н	Χ	Χ	High Z State				

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial



Absolute Maximum Ratings(Note 1)

-65°C to +150°C

Input Current (Note 2)

-30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Storage Temperature

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{ to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to 5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

3.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V	30	Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	7 V 3		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	2.4		13L	V	Min	I _{OH} = -3 mA
	Voltage	2.0			V	Min	I _{OH} = -15 mA
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{IOL} = 64 mA
I _{IH}	Input HIGH Current			5	μА	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current			7	μА	Max	V _{IN} = 7.0V
	Breakdown Test			,	μА	IVIAX	V _{IN} = 7.0 V
I _{IL}	Input LOW Current			-150	μΑ	Max	V _{IN} = 0.5V Data Inputs
				-100	μА	Max	V _{IN} = 0.5V Control Inputs
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$,
							All Other Pins Grounded
I _{OD}	Output Circuit			3.75	μА	0.0	$\mu A_{IOD} = 150 \text{ mV},$
	Leakage Current			3.73	μА		All Other Pins Grounded
l _{OZH}	Output Leakage Current			20	μΑ	Max	V _{OUT} = 2.7V
l _{OZL}	Output Leakage Current			-20	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current	-100		-225	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current		26	32	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current		55	65	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current		32	40	mA	Max	Outputs 3-STATED
C _{IN}	Input Capacitance		8.0		pF	5.0	

AC Electrical Characteristics

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF		
		Min	Тур	Max	Min	Max	•	
t _{PLH}	Propagation Delay	1.7	2.9	4.5	1.7	4.5		
t _{PHL}	D _n to O _n	1.7	2.6	4.5	1.7	4.5	ns	
t _{PLH}	Propagation Delay	2.6	6.0	8.5	2.6	8.5		
t _{PHL}	LE to O _n	2.6	4.3	8.5	2.6	8.5	ns	
t _{PZH}	Output Enable Time	2.8	4.0	7.4	2.8	7.4		
t_{PZL}		2.8	5.0	7.4	2.8	7.4	ns	
t _{PHZ}	Output Disable Time	2.2	4.0	6.3	2.2	6.3	ns	
t_{PLZ}		2.2	3.5	6.3	2.2	6.3	115	

AC Operating Requirements

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		
		Min	Тур	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	1.0	-0.4	4.	1.0		ns	
t _S (L)	D _n to LE		-0.7	- 4	1.0		115	
t _H (H)	Hold Time, HIGH or LOW	2. 5 2.5	0.9	177	2.5		ns	
t _H (L)	D _n to LE		0.6		2.5		115	
t _W (H)	LE Pulse Width HIGH	5.0	2.7		5.0		ns	

Extended AC Electrical Characteristics


Symbol	Parameter	$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50 \text{ pF}$ Eight Outputs Switching (Note 3)		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 250 \text{ pF}$ (Note 4)		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.7	5.7	3.4	8.1	ns
t _{PHL}	D_n to O_n	1.7	5.7	3.4	8.1	
t _{PLH}	Propagation Delay	2.6	9.8	4.5	12.3	ns
t _{PHL}	LE to O _n	2.6	9.8	4.5	12.3	115
t _{PZH}	Output Enable Time	2.8	9.6			ns
t _{PZL}		2.8	9.6			113
t _{PHZ}	Output Disable Time	2.2	7.3			ns
t _{PLZ}		2.2	7.3			115
toshl	Pin-to-Pin Skew		1.3			ns
(Note 5)	for HL Transitions		1.5			113
t _{OSLH}	Pin-to-Pin Skew		1.3			ns
(Note 5)	for LH Transitions		1.3			115
t _{OST}	Pin-to-Pin Skew	3.0				ns
(Note 5)	for HL/LH Transitions					113


Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase,

i.e. all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{OSHL}), LOW-to-HIGH, (t_{OSLH}) or any combination of HIGH-to-LOW and/or LOW-to-HIGH, (t_{OST}). Specifications guaranteed with all outputs switching in phase.





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com