November 2001 Revised November 2001

# 74ALVC162839

# Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 $\Omega$ Series Resistors in the Outputs

#### General Description

The ALVC162839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the OE pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory mod-

The 74ALVC162839 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V. The 74ALVC162839 is also designed with 26 $\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- Compatible with PC100 and PC133 DIMM module specifications
- 1.65V-3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $\blacksquare$  26 $\Omega$  series resistors in the outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)

4.6 ns max for 3.0V to 3.6V  $V_{\mbox{\footnotesize CC}}$ 

6.3 ns max for 2.3V to 2.7V V<sub>CC</sub>

9.8 ns max for 1.65V to 1.95V V<sub>CC</sub>

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

#### **Ordering Code:**

Order Number	Package Number	Package Description				
74ALVC162839T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
ŌE	Output Enable Input (Active LOW)
I <sub>0</sub> –I <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs
CLK	Clock Input
REGE	Register Enable Input

### **Connection Diagram**



#### **Truth Table**

	Inputs						
CLK	REGE	In	ŌE	On			
1	Н	Н	L	Н			
1	Н	L	L	L			
Х	L	Н	L	Н			
X	L	L	L	L			
X	Χ	X	Н	Z			

- H = Logic HIGH L = Logic LOW X = Don't Care, but not floating
- Z = High Impedance


  ↑ = LOW-to-HIGH Clock Transition

#### **Functional Description**

The 74ALVC162839 consists of twenty selectable non-Ine 74ALVC162839 consists of twenty selectable non-inverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from In to On on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the  $I_n$  to the  $O_n$  outputs. All outputs can be 3-stated by holding the  $\overline{\text{OE}}$  pin at a logic HIGH.

# **Logic Diagram**





## Absolute Maximum Ratings(Note 2)

Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) -0.5V to 4.6V -0.5V to  $V_{CC}$  +0.5V

Output Voltage (V<sub>O</sub>) (Note 3)

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$ -50 mA

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} < 0V$ -50 mA

DC Output Source/Sink Current

±50 mA  $(I_{OH}/I_{OL})$ 

DC  $V_{CC}$  or GND Current per

Supply Pin ( $I_{CC}$  or GND) ±100 mA -65°C to +150°C

Storage Temperature Range (T<sub>STG</sub>)

### **Recommended Operating** Conditions (Note 4)

Power Supply

1.65V to 3.6V Operating Input Voltage  $\,$  0V to  $\,$   $V_{CC}$ 0V to  $V_{\mbox{\footnotesize CC}}$ Output Voltage (V<sub>O</sub>)

-40°C to +85°C Free Air Operating Temperature (T<sub>A</sub>)

Minimum Input Edge Rate (Δt/ΔV)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$  to 2.0 V,  $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage	3 3	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6	0.65 x V <sub>CC</sub> 1.7 2.0		٧
V <sub>IL</sub>	LOW Level Input Voltage	o. C	1.65 - 1.95 2.3 - 2.7 2.7 - 3.6		0.35 x V <sub>CC</sub> 0.7 0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$ $I_{OH} = -2 mA$ $I_{OH} = -4 mA$	1.65 - 3.6 1.65 2.3	V <sub>CC</sub> - 0.2		
	13-	I <sub>OH</sub> = -6 mA	2.3 3.0	1.7 2.4		٧
		$I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	$\begin{split} I_{OL} &= 100 \ \mu\text{A} \\ I_{OL} &= 2 \ \text{mA} \end{split}$	1.65 - 3.6 1.65		0.2 0.45	
		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$	2.3 2.3 3.0		0.4 0.55 0.55	٧
		I <sub>OL</sub> = 8 mA I <sub>OL</sub> = 12 mA	2.7		0.6	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.65 - 3.6		±5.0	μА
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ , $V_I = V_{IH}$ or $V_{IL}$	1.65 - 3.6		±10	μА
l <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μА

# **AC Electrical Characteristics**

		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$								
0	Parameter		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF			Unite	
Symbol		$\text{V}_{\text{CC}} = \text{3.3V} \pm \text{0.3V}$		$V_{CC} = 2.7V$		$\textrm{V}_{\textrm{CC}}=\textrm{2.5}\pm\textrm{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.2	4.0	4.5	5.4	1.0	4.0	1.5	9.8	
	Bus-to-Bus (REGE = 0)	1.3	4.0	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.6	1.5	6.3	1.0	5.8	1.5	9.8	
	Clock to Bus (REGE = 1)	1.3	4.0	1.5	0.3	1.0	5.6	1.5	9.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	5.4	5.4 1.5	6.9	1.0	6.4	1.5	9.8	ns
	REGE to Bus	1.3								
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.8	1.5	6.6	1.0	6.1	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.8	1.5	5.4	1.0	4.9	1.5	8.8	ns
t <sub>S</sub>	Setup Time	1.0		1.0		1.0	2	2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		0.7	, Jis	1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5	- 3bc	1.5	-40	4.0		ns

# Capacitance

Symbol	Parameter		Conditions	<b>T</b> <sub>A</sub> =	+25°C	Units
Syllibol	Farameter		Conditions	v <sub>cc</sub>	Typical	Units
C <sub>IN</sub>	Input Capacitance	7	$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance	11	$V_I = 0V$ or $V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance Out	tputs Enabled	f = 10 MHz, C <sub>L</sub> = 0 pF	3.3	20	pF
				2.5	20	ρı

 $V_{CC}$ 

GND

V<sub>OH</sub>

# **AC Loading and Waveforms**




TABLE 1. Values for Figure 1

TEST	SWITCH		
t <sub>PLH</sub> , t <sub>PHL</sub>	Open		
$t_{PZL}, t_{PLZ}$	$V_{L}$		
$t_{PZH}, t_{PHZ}$	GND		

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz;  $t_r$  =  $t_f$  = 2ns;  $Z_0$  = 50 $\Omega$ )

Symbol	V <sub>CC</sub>							
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V	1.8V ± 0.15V				
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V				
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> - 0.15V	V <sub>OH</sub> – 0.15V				
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2				




FIGURE 2. Waveform for Inverting and Non-Inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\rm rec}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com