
SDLS132 - JUNE 1978 - REVISED MARCH 1988


- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Enable Inputs to Simplify Cascading
- Low Power Dissipation . . . 65 mW Typ

description

The 'LS137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (GL) is low, the 'LS137 acts as a decoder/demultiplexer. When GL goes from low to high, the address present at the select inputs (A,B, and C) is stored in the latches. Further address changes are ignored as long as GL remains high. The output enable controls, G1 and G2, control the state of the outputs independently of the select or latchenable inputs. All of the outputs are high unless G1 is high and G2 is low. The 'LS137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.




SN54LS137 . . .FK PACKAGE (TOP VIEW)




NC - No internal connection

schematics of inputs and outputs



SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES SDLS132 – JUNE 1978 – REVISED MARCH 1988

logic symbols†



FUNCTION TABLE

Pin numbers shown are for D, J, N, and W packages.




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

SDLS132 - JUNE 1978 - REVISED MARCH 1988

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)	
Input voltage	
Operating free-air temperature range	SN54LS137
3	SN74LS137
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS137, SN74LS137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

SDLS132 - JUNE 1978 - REVISED MARCH 1988

recommended operating conditions

	S	N54LS1	37	S			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			4			8	mA
Width of enabling pulse at GL, tw	15			15			ns
Setup time at A, B, and C inputs, t _{SU}	10	·		10			ns
Hold time at A, B, and C inputs, th	10			10			ns
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54LS137			SN74LS137			
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	\ \
Voн	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{1H} = 2 V, I _{OH} =400 μA		2.5	3.5	5	2.7	3.5		٧
		V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA	7.0	0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	VIL = VIL max		1 ₀ L = 8 mA	\$ 4.	C	111		0.35	0.5	<u>l </u>
f ₁	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V	36.73	3	11.	0.1			0.1	mA
ЧН	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V		7		20			20	μА
IL Low-level input current			Enable			-0.4			-0.4	^	
	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V	A, B, C			-0.2			-0.2	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2			11	18		11	18	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, see note 3

PARAMETER 1	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A B C	Y	2	C _L = 15 pF, R _L = 2 kΩ, See Note 3		11	17	ns
^t PHL	A, B, C		4			25	38	
^t PLH	A B C	Y	3			16	24	ns
^t PHL	A, B, C	,	3			19	29	
[†] PLH	Enable G2	Y	2			13	21	ns
†PHL	Enable G2	Υ	2			16	27	
tPLH	Enable G1	Y	3			14	21	ns
tPHL	Enable GT	Y	3			18	27	
tPLH	5 11 5	Υ	3			18	27	ns
tphL	Enable GL	Y	4			25	38	

 $¹_{tpLH}$ = propagation delay time, low-to-high-level output.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V_{c} T_{A} = 25 $^{\circ}$ C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is tested with all inputs grounded and all outputs open.

tpHL = propagation delay time, high-to-low-level output.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

