FAIRCHILD

SEMICONDUCTOR

### 74F251A 8-Input Multiplexer with 3-STATE Outputs

#### **General Description**

The 74F251A is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

#### **Features**


- Multifunctional capability
- On-chip select logic decoding
- Inverting and non-inverting 3-STATE outputs

April 1988

Revised September 2000

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F251ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F251ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F251APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide



74F251A 8-Input Multiplexer with 3-STATE Outputs

# 74F251A

#### **Unit Loading/Fan Out**

Din Namas	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
$S_0 - S_2$ $\overline{OE}$	Select Inputs	1.0/1.0	20 µA/–0.6 mA
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
I <sub>0</sub> —I <sub>7</sub>	Multiplexer Inputs	1.0/1.0	20 µA/–0.6 mA
Z	3-STATE Multiplexer Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
Z	Complementary 3-STATE Multiplexer Output	150/40 (33.3)	–3 mA/24 mA (20 mA)


#### **Functional Description**

#### **Truth Table**


This device is a logical implementation of a single-pole, 8position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . Both assertion and negation outputs are provided. The Output Enable input (OE) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z = \overline{OE} \bullet (I_0\bullet\overline{S}_0\bullet\overline{S}_1\bullet\overline{S}_2 + I_1\bullet S_0\bullet\overline{S}_1\bullet\overline{S}_2 + \\ I_2\bullet\overline{S}_0\bullet S_1\bullet\overline{S}_2 + I_3\bullet S_0\bullet S_1\bullet\overline{S}_2 + \\ I_4\bullet\overline{S}_0\bullet\overline{S}_1\bullet S_2 + I_5\bullet S_0\bullet\overline{S}_1\bullet S_2 + \\ I_6\bullet\overline{S}_0\bullet S_1\bullet S_2 + I_7\bullet S_0\bullet S_1\bullet S_2) \end{split}$$

When the Output Enable is HIGH, both outputs are in the high impedance (High Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.



X = Immaterial Z = High Impedance



#### Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

## Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F251A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Voltage		2.0			V	AR	Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5		A X	12		I <sub>OH</sub> = -1 mA
	Voltage	10% V <sub>CC</sub>	2.4			N/	Min	I <sub>OH</sub> = -3 mA
		5% V <sub>CC</sub>	2.7		136		IVIIN	$I_{OH} = -1 \text{ mA}$
		5% V <sub>CC</sub>	2.7		C			$I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>		. `	0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH				5.0		Maria	V 0.7V
	Current				5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current				7.0		Maria	V 70V
	Breakdown Test				7.0	μA	Max	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH				50	۸	Ман	N N
	Leakage Current				50	μA	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	۸	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current				3.75	μA	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I <sub>OZH</sub>	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test				500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCL</sub>	Power Supply Current			15	22	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current			16	24	mA	Max	$V_0 = HIGH Z$

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$		$V_{CC} = 5.0V$	
Min Typ Max Min Max Min Max   tpLH Propagation Delay 3.5 6.0 9.0 3.5 11.5 3.5 9.5   tpHL Sn to Z 3.2 5.0 7.5 3.2 8.0 3.2 7.5   tpLH Propagation Delay 4.5 7.5 10.5 3.5 14.0 4.5 12.5   tpHL Sn to Z 4.0 6.0 8.5 3.0 10.5 4.0 9.0   tpLH Propagation Delay 3.0 5.0 6.5 2.5 8.0 3.0 7.0   tpLH Propagation Delay 3.0 5.0 6.5 2.5 9.0 2.5 8.0   tpLH In to Z 3.5 5.0 7.0 2.5 9.0 2.5 8.0   tpLH In to Z 3.5 5.5 7.0 3.5 7.5 1.5 5.0 1.5 5.0   tpLL Output Enable Time 2.5	Symbol	Parameter								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_	-		-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Design parties Dalay								
tpLH Propagation Delay 4.5 7.5 10.5 3.5 14.0 4.5 12.5   tpHL Sn to Z 4.0 6.0 8.5 3.0 10.5 4.0 9.0   tpLH Propagation Delay 3.0 5.0 6.5 2.5 8.0 3.0 7.0   tpLH In to Z 1.5 2.5 4.0 1.5 6.0 1.5 5.0   tpLH In to Z 3.5 5.0 7.0 2.5 9.0 2.5 8.0   tpLH In to Z 3.5 5.5 7.0 3.5 9.0 2.5 8.0   tpHL In to Z 3.5 5.5 7.0 3.5 9.0 3.5 7.5   tpH2 Output Enable Time 2.5 4.3 6.0 2.5 7.5 2.5 6.0   tpH2 Output Disable Time 2.5 4.0 5.5 2.5 6.0 2.5 6.0   tpL2 OE to Z 1.5										n
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
Propagation Delay 3.0 5.0 6.5 2.5 8.0 3.0 7.0   tpHL In to Z 1.5 2.5 4.0 1.5 6.0 1.5 5.0   tpHL In to Z 3.5 5.0 7.0 2.5 9.0 2.5 8.0   tpHL In to Z 3.5 5.5 7.0 3.5 9.0 3.5 7.5   tpHL In to Z 3.5 5.5 7.0 3.5 9.0 3.5 7.5   tpHZ Output Enable Time 2.5 4.3 6.0 2.0 7.0 2.5 6.5   tpHZ Output Disable Time 2.5 4.3 6.0 2.5 7.5 2.5 6.0   tpLZ OE to Z 1.5 3.0 4.5 1.5 5.0 1.5 4.5   tpL OE to Z 3.5 5.5 7.5 3.5 9.0 3.5 8.0   tpHZ Output Enable Time 3.5 5.5										n
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$										n
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PHL</sub>									-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PLH</sub>									n
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PHL</sub>		3.5	5.5	7.0	3.5	9.0	3.5	7.5	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PZH</sub>		2.5	4.3	6.0	2.0	7.0	2.5	7.0	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>PZL</sub>	OE to Z	2.5	4.3	6.0	2.5	7.5	2.5	6.5	ns
Image: tp2H Output Enable Time 3.5 5.0 7.0 3.0 8.5 3.0 7.5   tp2L OE to Z 3.5 5.5 7.5 3.5 9.0 3.5 8.0   tpHZ Output Disable Time 2.0 3.8 5.5 2.0 5.5 2.0 5.5   tpLZ OE to Z 1.5 3.0 4.5 1.5 5.5 1.5 4.5	t <sub>PHZ</sub>		2.5	4.0	5.5	2.5	6.0	2.5	6.0	
DE DE DZ 3.5 5.5 7.5 3.5 9.0 3.5 8.0   t <sub>PHZ</sub> Output Disable Time 2.0 3.8 5.5 2.0 5.5 2.0 5.5   t <sub>PLZ</sub> OE to Z 1.5 3.0 4.5 1.5 5.5 1.5 4.5	t <sub>PLZ</sub>	OE to Z	1.5	3.0	4.5	1.5	5.0	1.5	4.5	
tpHZ Output Disable Time 2.0 3.8 5.5 2.0 5.5 2.0 5.5   tpLZ OE to Z 1.5 3.0 4.5 1.5 5.5 1.5 4.5	t <sub>PZH</sub>	Output Enable Time	3.5	5.0	7.0	3.0		3.0	7.5	
t <sub>PLZ</sub> DE to Z 1.5 3.0 4.5 1.5 5.5 1.5 4.5	t <sub>PZL</sub>	OE to Z	3.5	5.5	7.5	3.5	9.0	3.5	8.0	
	t <sub>PHZ</sub>	Output Disable Time	2.0	3.8	5.5	2.0	5.5 🧹	2.0	5.5	n
3 com.	t <sub>PLZ</sub>	OE to Z	1.5	3.0			5.5	1.5	4.5	
				N.	C	on				

