

July 1997 Revised April 2005

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

General Description

The VHCT373A is an advanced high speed CMOS octal Dtype latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. When the OE input is HIGH, the eight outputs are in a high impedance

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features

- High speed: $t_{PD} = 7.7$ ns (typ) at $T_A = 25$ °C
- High Noise Immunity: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power Down Protection is provided on all inputs and outputs
- Low Power Dissipation:

$$I_{CC} = 4 \mu A \text{ (max)} @ T_A = 25 \text{°C}$$

■ Pin and Function Compatible with 74HCT373




Ordering Code:

Order Number	Package Number	Package Description
74VHCT373AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHCT373ASJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT373AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT373AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
D ₀ -D ₇	Data Inputs				
LE	Latch Enable Input				
ŌĒ	Output Enable Input				
O ₀ -O ₇	3-STATE Outputs				

Truth Table

	Outputs		
LE	OE	D _n	On
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀

- H = HIGH Voltage Level
 L = LOW Voltage Level
- Z = High Impedance X = Immaterial


O₀ = Previous O₀ before HIGH-to-LOW transition of Latch Enable

Functional Description

The VHCT373A contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_{n} inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-

to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When OE is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Voltage (V_{IN}) -0.5V to +7.0V

DC Output Voltage (V_{OUT})

(Note 3) -0.5V to $V_{CC} + 0.5V$

(Note 4) -0.5V to +7.0VInput Diode Current (I_{IK}) -20 mA

Output Diode Current (I_{OK})

(Note 5) ±20 mA

DC Output Current (I_{OUT}) ±25 mA DC V_{CC}/GND Current (I_{CC})

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_I)

(Soldering, 10 seconds)

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to + 5.5V Input Voltage (V_{IN}) 0V to + 5.5V

Output Voltage (V_{OUT})

(Note 3) 0V to V_{CC} 0V to 5.5V (Note 4)

-40°C to +85°C Operating Temperature (T_{OPR})

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0 \pm 0.5 V$ 0 ns/V ~ 20 ns/V

±75 mA Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifica-tions should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: HIGH or LOW state. IOUT absolute maximum rating must be

Note 4: When outputs are in OFF-State or when $V_{CC} = OV$. Note 5: $V_{OUT} < GND, \ V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

						100				
Symbol	Parameter	V _{CC}	T _A = +25°C		CIL			Units	Conditions	
-		(V)	Min	Тур	Max	Min	Max			
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0	A L	. '	2.0		, v		
V _{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	V		
V _{OH}	HIGH Level	4.5	4. 40	4.50		4.40		V	V _{IN} = V _{IH} I _{OH} = -50 μA	
	Output Voltage	4.5	3.94			3.80		V	or V _{IL} I _{OH} = -8 mA	
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Output Voltage	4.5			0.36		0.44	V	or V _{IL} I _{OL} = 8 mA	
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μА	V _{IN} = V _{IH} or V _{IL}	
	OFF-State Current	5.5			±0.25		±2.5	μΛ	$V_{OUT} = V_{CC}$ or GND	
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μА	V _{IN} = V _{CC} or GND	
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V	
									Other Inputs = V _{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			+0.5		+0.5	μА	V _{OUT} = 5.5V	
	(Power Down State)									

260°C

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	+25°C	Units	Conditions	
Cymbol	T di diffetei	(V)	Тур	Limits	O.I.I.O		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

Note 7: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	V _{CC} (V)	$T_A = +25$ °C			T _A = -40°	C to +85°C	Units	Conditions	
			Min	Тур	Max	Min	Max	Oillio	Conditions	
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		7.7	12.3	1.0	13.5	ns		C _L = 15 pF
t _{PHL}	(LE to O _n)	3.0 ± 0.5		8.5	13.3	1.0	14.5	113		$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		5.1	8.5	1.0	9.5	ns		C _L = 15 pF
t_{PHL}	(D to O _n)	3.0 ± 0.3		5.9	9.5	1.0	10.5	115		$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output Enable Time	5.0 ± 0.5		6.3	10.9	1.0	12.5	ns	$R_L=1\;k\Omega$	C _L = 15 pF
t_{PZH}		3.0 ± 0.3		7.1	11.9	1.0	13.5	1115		C _L = 50 pF
t _{PLZ}	3-STATE Output Disable Time	5.0 ± 0.5		8.8	11.2	1.0	12.0	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t_{PHZ}										
toslh	Output to Output Skew	5.0 ± 0.5			1.0		1.0		(Note 8)	
toshL										
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Ope	en
C _{OUT}	Output Capacitance			6				pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation Capacitance			25				pF	(Note 9)	


 $\textbf{Note 8:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$


Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} • V_{CC} • f_{IN} + I_{CC}/8 (per F/F).


AC Operating Requirements

				4.00				
Symbol	Parameter	v _{cc}	T _A = +25°C			T _A = -40°C to +85°C		Units
	, arailleter	(V)	Min	Тур	Max	Min	Max	Ointo
t _W (H)	Minimum Pulse Width (LE)	5.0 ± 0.5	6.5	0		8.5		ns
t _S	Minimum Set-Up Time	5.0 ± 0.5	1.5			1.5		ns
t _H	Minimum Hold Time	5.0 ± 0.5	3.5	-		3.5		ns









20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com