

74LCX16245

LOW VOLTAGE CMOS 16-BIT BUS TRANSCEIVER WITH 5V TOLERANT INPUTS AND OUTPUT (3-STATE)

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED:
 - $t_{PD} = 4.5 \text{ ns (MAX.)} \text{ at } V_{CC} = 3V$
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE: $|I_{OH}| = I_{OI} = 24\text{mA}$ (MIN) at $V_{CC} = 3\text{V}$
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:
 V_{CC}(OPR) = 2.0V to 3.6V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16245
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V


DESCRIPTION

The 74LCX16245 is a low voltage CMOS 16 BIT BUS TRANSCEIVER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.

This IC is intended for two-way asynchronous communication between data buses; the direction of data transmission is determined by DIR input. The two enable inputs $n\overline{G}$ can be used to disable the device so that the buses are effectively isolated

It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW.



ORDER CODES


PACKAGE	TUBE	T & R
TSSOP		74LCX16245TTR

PIN CONNECTION



September 2001 1/9

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	1DIR	Directional Control
2, 3, 5, 6, 8, 9, 11, 12	1B1 to 1B8	Data Inputs/Outputs
13, 14, 16, 17, 19, 20, 22, 23	2B1 to 2B8	Data Inputs/Outputs
24	2DIR	Directional Control
25	2G	Output Enable Input
36, 35, 33, 32, 30, 29, 27, 26	2A1 to 2A8	Data Inputs/Outputs
47, 46, 44, 43, 41, 40, 38, 38	1A1 to 1A8	Data Inputs/Outputs
48	1G	Output Enable Input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive Supply Voltage

TRUTH TABLE

INP	UTS	FUNC	OUTPUT	
G	DIR	A BUS	B BUS	Yn
L	L	OUTPUT	INPUT	A = B
L	Н	INPUT	OUTPUT	B = A
Н	Х	Z	Z	Z

X : Don't Care Z : High Impedance

IEC LOGIC SYMBOLS



ABSOLUTE MAXIMUM RATINGS

V V V
V
V
1
mA
°C
°C
_

2...

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	2.0 to 3.6	V
VI	Input Voltage	0 to 5.5	V
Vo	Output Voltage (OFF State)	0 to 5.5	V
Vo	Output Voltage (High or Low State)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 3.0 to 3.6V)	± 24	mA
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 2.7V)	± 12	mA
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 2)	0 to 10	ns/V

¹⁾ Truth Table guaranteed: 1.5V to 3.6V 2) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V

DC SPECIFICATIONS

			Test Condition		Value				
Symbol	mbol Parameter			-40 to	85 °C	35 °C -55 to 125 °		Unit	
		(V)		Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.7 to 3.6		2.0		2.0		V	
V _{IL}	Low Level Input Voltage	2.7 10 3.6			0.8		0.8	V	
V _{OH}	High Level Output	2.7 to 3.6	I _O =-100 μA	V _{CC} -0.2		V _{CC} -0.2			
	Voltage	2.7	I _O =-12 mA	2.2		2.2		V	
		2.0	I _O =-18 mA	2.4		2.4		V	
		3.0	I _O =-24 mA	2.2		2.2		1	
V _{OL}	Low Level Output Voltage	2.7 to 3.6	I _O =100 μA		0.2		0.2		
		2.7	I _O =12 mA		0.4		0.4	V	
		3.0	I _O =16 mA		0.4		0.4	V	
		3.0	I _O =24 mA		0.55		0.55]	
lį	Input Leakage Current	2.7 to 3.6	V _I = 0 to 5.5V		± 5		± 5	μА	
I _{off}	Power Off Leakage Current	0	V_I or $V_O = 5.5V$	43	10		10	μА	
I _{OZ}	High Impedance Output Leakage Current	2.7 to 3.6	$V_I = V_{IH} \text{ or } V_{IL}$ $V_O = 0 \text{ to } V_{CC}$	30	± 5		± 5	μА	
I _{CC}	Quiescent Supply	2.7 to 3.6	$V_I = V_{CC}$ or GND		20		20	^	
Current	Current	2.7 10 3.6	V_1 or $V_0 = 3.6$ to 5.5V		± 20		± 20	μΑ	
Δl _{CC}	I _{CC} incr. per Input	2.7 to 3.6	$V_{IH} = V_{CC} - 0.6V$		500		500	μΑ	

DYNAMIC SWITCHING CHARACTERISTICS

		Test Condition		Value				
Symbol	Parameter	V _{CC}		٦	Γ _A = 25 °(Unit	
		(V)		Min.	Тур.	Max.		
V _{OLP}	Dynamic Low Level Quiet	3.3	$C_L = 50pF$		0.8		\/	
V _{OLV}	Output (note 1)	3.3	$V_{IL} = 0V, V_{IH} = 3.3V$		-0.8		V	

¹⁾ Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

AC ELECTRICAL CHARACTERISTICS

		Test Condition			Value							
Symbol	Parameter	V _{CC} C _L	R _L	$t_s = t_r$	-40 to 85 °C		-55 to 125 °C		Unit			
		(V)	(pF)		(Ω) (ns)	Min.	Max.	Min.	Max.			
t _{PLH} t _{PHL}	Propagation Delay	2.7	50	50 500	2.7	500	2.5	1.5	5.2	1.5	5.2	no
	Time	3.0 to 3.6			50 500	50 500	2.5	1.5	4.5	1.5	4.5	ns
t _{PZL} t _{PZH}	Output Enable Time	2.7	50	500	2.5	1.5	7.2	1.5	7.2	no		
		3.0 to 3.6	30 300	50 500	2.5	1.5	6.5	1.5	6.5	ns		
t _{PLZ} t _{PHZ}	Output Disable Time	2.7	50	500	2.5	1.5	6.9	1.5	6.9	no		
		3.0 to 3.6	3.0 to 3.6	300	2.5	1.5	6.4	1.5	6.4	ns		
t _{OSLH} t _{OSHL}	Output To Output Skew Time (note1, 2)	3.0 to 3.6	50	500	2.5		1.0		1.0	ns		


¹⁾ Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (toslh = | tplhm - tplhn|, toshl = | tphlm - tphln|)
2) Parameter guaranteed by design

CAPACITIVE CHARACTERISTICS

			Test Condition			Value		
Symbol	Parameter	V _{CC} (V)	2 40	- /11	Γ _A = 25 °0		Unit	
		(V)	27	Min.	Тур.	Max.		
C _{IN}	Input Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		7		pF	
C _{OUT}	Output Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		8		pF	
C _{PD}	Power Dissipation Capacitance (note 1)	3.3	$f_{IN} = 10MHz$ $V_{IN} = 0 \text{ or } V_{CC}$		20		pF	

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$ (per circuit)


TEST CIRCUIT




TEST			SWITCH
t _{PLH} , t _{PHL}		a	Open
t _{PZL} , t _{PLZ}	. 4	15	6V
t _{PZH} , t _{PHZ}	3. 3.º	-40	GND

 C_L = 50 pF or equivalent (includes jig and probe capacitance) R_L = R1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)




WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)



TSSOP48 MECHANICAL DATA

DIM.		mm.		inch			
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
А			1.1			0.043	
A1	0.05		0.15	0.002		0.006	
A2		0.9			0.035		
b	0.17		0.27	0.0067		0.011	
С	0.09		0.20	0.0035		0.0079	
D	12.4		12.6	0.408		0.496	
E	7.95		8.25	0.313		0.325	
E1	6.0		6.2	0.236	5	0.244	
е		0.5 BSC		九海	0.0197 BSC		
К	0°		8° 🔏	0°		8°	
L	0.50		0.75	0.020		0.030	





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

