FAIRCHILD

SEMICONDUCTOR

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The 74FR244 is a non-inverting octal buffer and line driver designed to be employed as memory and address driver, clock driver and bus-oriented transmitter/receiver.

Features

3-STATE outputs drive bus lines or buffer memory address registers

December 1990


Revised August 1999

- Outputs sink 64 mA and source 15 mA
- Guaranteed pin-to-pin skew

Ordering Code:

M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
-	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
-	





Pin Descriptions

Pin Names	Description
OE ₁ ,-OE ₂	Output Enable Input (Active-LOW)
I ₀ —I ₇	Inputs
O ₀ -O ₇	Outputs

Truth Tables

Inp	uts	Outputs				
OE ₁	I _n	(Pins 12, 14, 16, 18)				
L	L	L				
L	Н	н				
Н	Х	Z				
Inp	uts	Outputs				
Inp OE ₂	uts I _n	Outputs (Pins 3, 5, 7, 9)				

H = HIGH Voltage Level

- L = LOW Voltage Level X = Immaterial
- Z = High Impedance

74FR244

Storage Temperature

Input Voltage (Note 2)

Input Current (Note 2)

Standard Output

3-STATE Output Current Applied to Output

in LOW State (Max)

ESD Last Passing Voltage (Min)

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Ambient Temperature Under Bias

Junction Temperature Under Bias

V_{CC} Pin Potential to Ground Pin

Absolute Maximum Ratings(Note 1)

-65°C to +150°C

-55°C to +125°C

-55°C to +150°C

-0.5V to +7.0V

-0.5V to +7.0V

–0.5V to $V_{\mbox{\scriptsize CC}}$

4000V

 $-30\ \text{mA}$ to $+5.0\ \text{mA}$

Recommended Operating Conditions

Free Air Ambient Temperature	(
Supply Voltage	+4

0°C to +70°C 4.5V to +5.5V

-0.5V to +5.5V Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

twice the rated I_{OL} (mA) Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions
/н	Input HIGH Voltage	2.0			- V 7		Recognized HIGH Signal
/ _{IL}	Input LOW Voltage			0.8	V	G	Recognized LOW Signal
/ _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	i _{IN} = -18 mA
′он	Output HIGH Voltage	2.4		NYL.	V	Min	I _{OH} = -3 mA
		2.0		1	V	Min	I _{OH} = -15 mA
/ _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
ІН	Input HIGH Current			5	μA	Max	V _{IN} = 2.7V
BVI	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V
L	Input LOW Current			-150	μΑ	Max	$V_{IN} = 0.5V$
/ _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA,
							All Other Pins Grounded
OD	Output Circuit Leakage Current			3.75	μΑ	0.0	V _{IOD} = 150 mV,
							All Other Pins Grounded
OZH	Output Leakage Current			20	μΑ	Max	V _{OUT} = 2.7V
OZL	Output Leakage Current			-20	μΑ	Max	$V_{OUT} = 0.5V$
os	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0.0V$
CEX	Output HIGH Leakage Current			50	μΑ	Max	V _{OUT} = V _{CC}
ZZ	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.25V
ССН	Power Supply Current		30	50	mA	Max	All Outputs HIGH
CCL	Power Supply Current		55	75	mA	Max	All Outputs LOW
CCZ	Power Supply Current		35	50	mA	Max	Outputs 3-STATED
CIN	Input Capacitance		8.0		pF	5.0	

www.fairchildsemi.com

AC Electrical Characteristics

		$T_A = +25^{\circ}C$			$T_A = 0^{\circ}C$ to $+70^{\circ}C$		Units
Symbol	Parameter		V _{CC} = +5.0V				
	Parameter		C _L = 50 pF			$C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	1
t _{PLH}	Propagation Delay	1.0	2.6	3.9	1.0	3.9	
t _{PHL}		1.0	1.8	3.9	1.0	3.9	ns
t _{PZH}	Output Enable Time	2.5	4.8	6.6	2.5	6.6	
t _{PZL}		2.5	3.9	6.6	2.5	6.6	ns
t _{PHZ}	Output Disable Time	1.6	3.7	6.4	1.6	6.4	
t _{PLZ}		1.6	3.6	6.4	1.6	6.4	ns


Extended AC Characteristics

Symbol	Parameter	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$ Eight Outputs Switching		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 250 \text{ pF}$		Units
		Eight Outputs Switching (Note 3) Min Max		Min Max		
t _{PLH} t _{PHL}	Propagation Delay	1.0 1.0	5.0 5.0	2.3 2.3	7.3 7.3	ns
t _{PZH} t _{PZL}	Output Enable Time	2 .5 2.5	7.7			ns
t _{PHZ} t _{PLZ}	Output Disable Time	1.6 1.6	6.5 6.5			ns
t _{OSHL}	Pin-to-Pin Skew for HL Transitions (Note 5)		1.6			ns
t _{OSLH}	Pin-to-Pin Skew for LH Transitions (Note 5)		1.0			ns
t _{OST}	Pin-to-Pin Skew for HL/LH Transitions (Note 5)		3.5			ns


Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc. Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (t_{OSHL}), LOW-to-HIGH, (t_{OSLH}), or HIGH-to-LOW and/or LOW-to-HIGH, (t_{OST}). Specification guaranteed with all outputs switching in phase.





www.fairchildsemi.com



www.fairchildsemi.com