
SCLS039F – DECEMBER 1982 – REVISED SEPTEMBER 2003


- 2-V to 6-V V<sub>CC</sub> Operation
- High-Current 3-State Parallel Register
   Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 14 ns

SN54HC590A . . . J OR W PACKAGE SN74HC590A . . . D, DW, OR N PACKAGE (TOP VIEW)



- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- 8-Bit Counter With Register
- Counter Has Direct Clear





NC - No internal connection

### description/ordering information

The 'HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided for cascading. Expansion is accomplished easily for two stages by connecting RCO of the first stage to CCKEN of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage to the counter clock (CCLK) input of the following stage.

CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together, the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74HC590AN	SN74HC590AN
		Tube of 40	SN74HC590AD	
4000 1 - 0500	SOIC - D	Reel of 2500	SN74HC590ADR	HC590A
-40°C to 85°C		Reel of 250	SN74HC590ADT	
		Tube of 40	SN74HC590ADW	1105004
	SOIC - DW	Reel of 2000	SN74HC590ADWR	HC590A
	CDIP – J	Tube of 25	SNJ54HC590AJ	SNJ54HC590AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54HC590AW	SNJ54HC590AW
	LCCC - FK	Tube of 55	SNJ54HC590AFK	SNJ54HC590AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS039F - DECEMBER 1982 - REVISED SEPTEMBER 2003

### timing diagram




#### TIMING SEQUENCE

- 1. Clear Counter (asynchronous).
- 2. Count up: 0x01. Store 0x00 in register.
- 3. Inhibit counter clock (CCKEN = HIGH). Store 0x01 in register.
- 4. Count 0x02, 0x03.
- 5. 3-state the outputs
- 6. Count up: 0x04
- 7. Enable outputs.
- 8. Continue up: 0x05
- 9. Store 0x05 in register.
- 10. Continue counting: 0x06...0xFD, 0xFE, 0xFF, 0x00, etc.
- 11. Store 0x00 in register.



### logic diagram (positive logic)



Pin numbers shown are for the D, DW, J, N, and W packages.



SCLS039F - DECEMBER 1982 - REVISED SEPTEMBER 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		-0.5	V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (se	ee Note 1)		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)		±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	·		±35 mA
Continuous current through V <sub>CC</sub> or GND			±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	D package		73°C/W
	DW package		57°C/W
	N package		67°C/W
Storage temperature range, T <sub>stg</sub>		-65°C	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			SN	54HC590A	SN	74HC590	)A	
			MIN	NOM MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5 6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5	-00	1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15			V
		VCC = 6 V	4.2		4.2			
		V <sub>C</sub> C = 2 V		0.5			0.5	
٧ <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35			1.35	V
		V <sub>CC</sub> = 6 V		1.8			1.8	
٧ <sub>I</sub>	Input voltage		0	VCC	0		VCC	V
VO	Output voltage		0	VCC	0		VCC	٧
		V <sub>CC</sub> = 2 V		1000			1000	
t <sub>t</sub> ‡	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V		500			500	ns
		V <sub>CC</sub> = 6 V		400			400	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40		85	°C

<sup>‡</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CCLK and RCLK inputs are not ensured while in the shift, count, or toggle operating modes.

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEOT	CONDITIONS	.,	Т	A = 25°C	;	SN54H	C590A	SN74H	C590A	
PARAMETER	IESI	CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
VOH	VI = VIH or VIL	$\overline{RCO}$ , $I_{OH} = -4 \text{ mA}$	45.77	3.98	4.3		3.7		3.84		V
		$Q_A-Q_H$ , $I_{OH} = -6$ mA	4.5 V	3.98	4.3		3.7		3.84		
		$\overline{RCO}$ , $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		$Q_A - Q_H$ , $I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
V <sub>OL</sub>	$V_I = V_{IH}$ or $V_{IL}$	RCO, I <sub>OL</sub> = 4 mA	151/		0.17	0.26		0.4		0.33	V
		$Q_A-Q_H$ , $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$\overline{RCO}$ , $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
		$Q_A-Q_H$ , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V	a.	±0.1	±100	1 10	±1000		±1000	nA
loz	VO = VCC or 0		6 V	3	±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V	4	0,,	8		160		80	μΑ
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

SCLS039F - DECEMBER 1982 - REVISED SEPTEMBER 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			.,	T <sub>A</sub> =	25°C	SN54H	C590A	SN74H	C590A	
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		4		2.5		3.2	
fclock	Clock frequency		4.5 V		20		13		16	MHz
			6 V		24		16		19	
			2 V	125		200		155		
		CCLK or RCLK high or low	4.5 V	25		38		31		
	Dulas duration		6 V	21		32		26		
t <sub>W</sub>	Pulse duration		2 V	100		150		125		ns
		CCLR low	4.5 V	20		30		25		
			6 V	17		26		21		
			2 V	100		150		125		
		CCKEN low before CCLK↑	4.5 V	20		30		25		
			6 V	17		26		21		
			2 V	100	.al	150		125		
t <sub>su</sub>	Setup time	CCLR high (inactive) before CCLK↑	4.5 V	20	4.3	30		25		ns
			6 V	179	, d.	26		21		
			2 V	100	3	150		125		
		CCLK↑ before RCLK↑†	4.5 V	20		30		25		
			6 V	17		26		21		
			2 V	50		75		60		
th	Hold time	CCKEN low after CCLK↑	4.5 V	10		15		12		ns
			6 V	9		13		11		

<sup>†</sup> This setup time ensures that the register gets stable data from the counter outputs. The clocks may be tied together, in which case the register is one clock pulse behind the counter.



# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

					SN	54HC590	0A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T,	ղ = 25°C	;			UNIT
	(1141 01)	(0011 01)		MIN	TYP	MAX	MIN	MAX	
			2 V	4	8		2.5		
f <sub>max</sub>			4.5 V	20	35		13		MHz
			6 V	24	40		16		
			2 V		80	150		225	
t <sub>pd</sub>	CCLK↑	RCO	4.5 V		20	31		45	ns
·			6 V		15	26		38	
			2 V		70	130		195	
<sup>t</sup> PLH	CCLR↓	RCO	4.5 V		18	28		39	ns
			6 V		14	23		33	
			2 V		70	140		210	
t <sub>pd</sub>	RCLK↑	Q	4.5 V	- 0	18	31		42	ns
·			6 V	3 7	14	25		36	
			2 V	-	80	125		185	
<sup>t</sup> en	OE↓	Q A	<b>4.</b> 5 V		20	30		37	ns
		36 1	6 V		15	28		31	
			2 V		80	125		185	
<sup>t</sup> dis	OE↑	Q	4.5 V		20	30		37	ns
			6 V		15	28		31	
			2 V		38	75		110	
		RCO	4.5 V		8	15		22	
t <sub>t</sub> *			6 V		6	13		19	ns
t <sub>t</sub>			2 V		38	60		90	115
		Q			8	12		18	
			6 V		6	10		15	

<sup>\*</sup> This parameter is not production tested for the SN54HC590A.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

					SN	74HC590	0A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T	χ = 25°C	;			UNIT
	(INFOI)	(001701)		MIN	TYP	MAX	MIN	MAX	
			2 V	4	8		3.2		
f <sub>max</sub>			4.5 V	20	35		16		MHz
			6 V	24	40		19		
			2 V		80	150		190	
<sup>t</sup> pd	CCLK↑	RCO	4.5 V		20	30		38	ns
·			6 V		15	26		33	
			2 V		70	130		165	
t <sub>PLH</sub>	CCLR↓	RCO	4.5 V		18	26		33	ns
			6 V		14	22		28	
			2 V		70	140		175	
t <sub>pd</sub>	RCLK↑	Q	4.5 V		18	28		35	ns
·			6 V	.31	14	24		30	
			2 V	4.0	80	125		155	
<sup>t</sup> en	ŌE↓	Q	4.5 V	y	20	25		31	ns
		36	6 V	0	15	21		26	
		1.30	2 V		80	125		155	
<sup>t</sup> dis	ŌĒ↑	Q	4.5 V		20	25		31	ns
			6 V		15	21		26	
			2 V		38	75		95	
		RCO	4.5 V		8	15		19	
t <sub>t</sub>			6 V		6	13		16	ns
L <sup>†</sup>					38	60		75	115
		Q	4.5 V		8	12		15	
			6 V		6	10		13	

### switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 150 pF (unless otherwise noted) (see Figure 1)

					SN	54HC59	0A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	(OUTPUT)	VCC	Τ <sub>Δ</sub>	√ = 25°C	;		MAY	UNIT
	(1141 01)	(0011 01)		MIN	TYP	MAX	MIN	MAX		
			2 V		100	300		447		
t <sub>pd</sub>	RCLK↑	Q	4.5 V		24	60		90	ns	
·			6 V		20	51		77		
			2 V		90	200		300		
t <sub>en</sub>	ŌĒ	Q	4.5 V		23	40		60	ns	
			6 V		19	34		51		
			2 V		45	210		315		
t <sub>t</sub> *		Q	4.5 V		17	42		63	ns	
			6 V		13	36		53		

<sup>\*</sup> This parameter is not production tested for the SN54HC590A.


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)

		- 4	E 3"	SN	74HC59	0A				
PARAMETER	FROM (INPUT)	(OUTPUT)	(OUTPUT)	TO (OUTPUT)	(OUTPUT)	V <sub>CC</sub> T <sub>A</sub> = 25°C			BAINI BAA	UNIT
	( 01)	(301.513)	9/1,	MIN TYP	MAX	MIN MA	^			
			2 V	100	300	38	0			
<sup>t</sup> pd	RCLK↑	Q	4.5 V	24	60	7	6 ns			
·			6 V	20	51	6	5			
			2 V	90	200	25	0			
t <sub>en</sub>	ŌĒ	Q	4.5 V	23	40	5	0 ns			
			6 V	19	34	4	3			
			2 V	45	210	26	5			
t <sub>t</sub>		Q	4.5 V	17	42	5	3 ns			
			6 V	13	36	4	5			


### operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	250	pF

#### PARAMETER MEASUREMENT INFORMATION



PARAI	METER	RL	CL	S1	S2
	<sup>t</sup> PZH	<b>1 k</b> Ω	50 pF		Closed
ten t	tPZL	1 K22	or 150 pF	Closed	Open
	tPHZ	410		Open	Closed
<sup>t</sup> dis	tPLZ	<b>1 k</b> Ω	50 pF	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>			50 pF or 150 pF	Open	Open







SETUP AND HOLD AND INPUT RISE AND FALL TIMES

50%

VCC

0 V





50%

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.

Output

Control

(Low-Level Enabling)

- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







ww.ti.com 26-Sep-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-89603012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-8960301EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
5962-8960301FA	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC
SN54HC590AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SN74HC590AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590ADWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HC590AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC590AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74HC590ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SNJ54HC590AFK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54HC590AJ	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
SNJ54HC590AW	ACTIVE	CFP	W	16	1	TBD	Call TI	Level-NC-NC-NC

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder



### PACKAGE OPTION ADDENDUM

26-Sep-2005


temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- $E. \quad \text{Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.} \\$

## W (R-GDFP-F16)

### CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

#### **28 TERMINAL SHOWN**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

## D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



## DW (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated