SCBS239F - MARCH 1993 - REVISED JUNE 2004

- Members of the Texas Instruments
 Widebus™ Family
- A-Port Outputs Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce)
 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- I_{off} Supports Partial-Power-Down Mode Operation
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

The 'ABT162245 devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or

from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses effectively are isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN54ABT162245... WD PACKAGE SN74ABT162245... DGG OR DL PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	0000 01	Tube	SN74ABT162245DL	ADT400045		
	SSOP – DL	Tape and reel	SN74ABT162245DLR	ABT162245		
	TSSOP - DGG	Tape and reel	SN74ABT162245DGGR	ABT162245		
-55°C to 125°C	CFP – WD	Tube	SNJ54ABT162245WD	SNJ54ABT162245WD		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS


description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (each 8-bit section)

INP	UTS	
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V _O	
SN74ABT162245 (B port)	
SN54/74ABT162245 (A port)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stg} 65°	C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCBS239F - MARCH 1993 - REVISED JUNE 2004

recommended operating conditions (see Note 3)

					SN74ABT		
					MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	Vcc	0	Vcc	V	
1	B port			-24		-32	A
ІОН	High-level output current A port		-3		-12	mA	
1	Laveland autorit aumont	B port		48		64	A
lOL	Low-level output current	A port		12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		7507.001	IDITIONS	Т	A = 25°	3	SN54ABT	162245	SN74ABT162245		
		TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 5 V$,	$I_{OH} = -1 \text{ mA}$	3.8			2.5		2.5		
	A at		$I_{OH} = -1 \text{ mA}$	3.3			3		3		
	A port	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	3.1			3		3.1		
V			$I_{OH} = -12 \text{ mA}$	2.6*					2.6		V
VOH		$V_{CC} = 5 V$,	I _{OH} = -3 mA	3			3		3		V
	B port		$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
	Броп	V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$				2				
			$I_{OH} = -32 \text{ mA}$	2*					2		
	A port]	I _{OL} = 12 mA			0.8		0.8		0.8	
VOL	B port	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.45		0.45		0.45	V
	Броп		I _{OL} = 64 mA			0.55*				0.55	
V_{hys}					100		3 15	igito.			mV
l _i	Control inputs	$V_{CC} = 5.5 \text{ V}, V_I = V_{CC} \text{ or GND}$				想	3.0	±1		±1	μΑ
	A or B ports				36	±20	1	±20		±20	
I _{OZH} §		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V		Car	10	18.	10		10	μΑ
I _{OZL} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$		\ '	±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
. «	A port	V 55V	V 05V	-25	-50	-100‡	-25	-90	-25	-100	0
IO¶	B port	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	$I_{O}=0$,	Outputs low			32		32		32	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2	
	B	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1		2		2	
ΔICC [#] Data inputs	Other inputs at VCC or GND Outputs disabled				0.05		1		0.05	mA	
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	
C _i		V _I = 2.5 V or 0.5 V			3						pF
Cio		V _O = 2.5 V or 0.5 V			6						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at V_{CC} = 5 V. ‡ This limit applies only to the SN74ABT162245.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.


SCBS239F - MARCH 1993 - REVISED JUNE 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	V _{CC} = 5 V, T _A = 25°C			162245	SN74ABT	UNIT	
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	Α	В	1	2.2	3.4	1	4.1	1	3.9	ns
^t PHL	A	Ь	1	2.3	3.7	1	4.4	1	4.2	115
^t PLH	В	А	1	2.7	4.1	1	4.9	1	4.6	20
^t PHL	Ь	A	1.5	3.1	4.6	1.5	5.2	1.5	5.1	ns
^t PZH	ŌĒ	В	1	3.6	5.2	1	6.4	1	6.3	ns
^t PZL	OE	Ь	1	3.7	5.4	1	6.5	1	6.4	115
^t PHZ	ŌĒ	В	2	4.4	5.8	2	6.4	2	6.3	ne
^t PLZ	OL OL	Ь	1.5	3.3	4.7	1.5	5.6	1.5	5.2	ns
^t PZH	ŌĒ		1.5	4.1	6	1.5	7.2	1.5	7.1	
t _{PZL}	OE	Α	1.5	4.3	6.1	1.5	7.3	1.5	7	ns
^t PHZ	ŌĒ	A	2	4.5	6.1	2	6.8	2	6.6	ns
^t PLZ	OL OL		1.5	3.7	5.1	1.5	6.1	1.5	5.7	
tPHZ DE A 2 4.5 6.1 2 6.8 2 6.6 1.5 5.7 2 6.8 2 6.6 1.5 5.7 ns										



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9677401QXA	ACTIVE	CFP	WD	48	1	TBD	Call TI	Level-NC-NC-NC
74ABT162245DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162245DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162245DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162245DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162245DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT162245WD	ACTIVE	CFP	WD	48	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA


GDFP1-F56 and JEDEC MO-146AB



DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated