

March 1998 Revised October 2004

#### 74VCX16601

# Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

 $\begin{array}{c} \underline{\text{Data flow in each}} \ \text{direction is controlled by output-enable} \\ \overline{(\text{OEAB}} \ \text{and } \overline{\text{OEBA}}), \ \text{latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state. \\ \hline \end{tabular}$ 

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA and CLKENBA.

The VCX16601 is designed for low voltage (1.4V to 3.6V)  $\rm V_{CC}$  applications with I/O capability up to 3.6V.

The VCX16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.4V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $\blacksquare$  t<sub>PD</sub> (A to B, B to A)

2.9 ns max for 3.0V to 3.6V  $V_{CC}$ 

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)

±24 mA @ 3.0V V<sub>CC</sub>

- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver

#### Ordering Code:

Order Number	Package Number	Package Description
74VCX16601GX (Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCX16601MTD (Note 3)	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.


Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

### **Connection Diagrams**

Pin Assignment for TSSOP

OEAB —	1	56	- CLKENAB
LEAB —	2	55	CLKAB
A <sub>1</sub> -	3	54	— B <sub>1</sub>
GND —	4	53	— GND
A <sub>2</sub> —	5	52	—в <sub>2</sub>
A <sub>3</sub> —	6	51	—в <sub>3</sub>
v <sub>cc</sub> —	7	50	−v <sub>cc</sub>
Α4 —	8	49	—B₄
A <sub>5</sub> —	9	48	—в <sub>5</sub>
A <sub>6</sub> —	10	47	— В <sub>6</sub>
GND —	11	46	— GND
A <sub>7</sub> —	12	45	— в <sub>7</sub>
А8 —	13	44	—в <sub>8</sub>
A <sub>9</sub> —	14	43	—в <sub>9</sub>
A <sub>10</sub> —	15	42	— В <sub>1 О</sub>
A <sub>1 1</sub> —	16	41	— В <sub>1 1</sub>
A <sub>12</sub> —	17	40	— В <sub>12</sub>
GND —	18	39	— GND
A <sub>1.3</sub> —	19	38	— В <sub>13</sub>
A <sub>1 4</sub> —	20	37	— B <sub>1 4</sub>
A <sub>15</sub> —	2 1	36	— В <sub>15</sub>
v <sub>cc</sub> —	22	35	-v <sub>cc</sub>
A <sub>16</sub> —	23	34	-B <sub>16</sub>
A <sub>17</sub> —	24	33	-B <sub>17</sub>
GND —	25	32	— GND
A <sub>18</sub> —	26	31	—B <sub>18</sub>
OEBA —	27	30	- CLKBA
LEBA —	28	29	-CLKENBA
1			

#### Pin Assignment for FBGA



(Top Thru View)

#### **Pin Descriptions**

Pin Names	Description
OEAB, OEBA	Output Enable Inputs (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
CLKENAB, CLKENBA	Clock Enable Inputs
A <sub>1</sub> -A <sub>18</sub>	Side A Inputs or 3-STATE Outputs
B <sub>1</sub> -B <sub>18</sub>	Side B Inputs or 3-STATE Outputs

#### **FBGA Pin Assignments**

		1	2	3	4	5	6
	Α	A <sub>2</sub>	A <sub>1</sub>	OEAB	CLKENAB	B <sub>1</sub>	B <sub>2</sub>
Ī	В	A <sub>4</sub>	A <sub>3</sub>	LEAB	CLKAB	В3	B <sub>4</sub>
	С	A <sub>6</sub>	A <sub>5</sub>	V <sub>CC</sub>	V <sub>CC</sub>	B <sub>5</sub>	B <sub>6</sub>
	D	A <sub>8</sub>	A <sub>7</sub>	GND	GND	B <sub>7</sub>	B <sub>8</sub>
	Е	A <sub>10</sub>	A <sub>9</sub>	GND	GND	B <sub>9</sub>	B <sub>10</sub>
	F	A <sub>12</sub>	A <sub>11</sub>	GND	GND	B <sub>11</sub>	B <sub>12</sub>
	G 🕖	A <sub>14</sub>	A <sub>13</sub>	V <sub>CC</sub>	V <sub>CC</sub>	B <sub>13</sub>	B <sub>14</sub>
1	Н	A <sub>16</sub>	A <sub>15</sub>	OEBA	CLKBA	B <sub>15</sub>	B <sub>16</sub>
1	J	A <sub>17</sub>	A <sub>18</sub>	LEBA	CLKENBA	B <sub>18</sub>	B <sub>17</sub>

#### **Truth Table**

(Note 4)


	Inputs				
CLKENAB	OEAB	LEAB	CLKAB	An	B <sub>n</sub>
Х	Н	Х	Х	Χ	Z
Х	L	Н	X	L	L
Х	L	Н	X	Н	Н
Н	L	L	X	Χ	B <sub>0</sub> (Note 5)
Н	L	L	X	Χ	B <sub>0</sub> (Note 5)
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	Н	Н
L	L	L	L	Χ	B <sub>0</sub> (Note 5)
L	L	L	Н	Χ	B <sub>0</sub> (Note 6)

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ , LEBA, CLKBA, and CLKENBA.

Note 5: Output level before the indicated steady-state input conditions

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance



#### **Absolute Maximum Ratings**(Note 7)

#### Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V Output Voltage (V<sub>O</sub>) Outputs 3-Stated -0.5V to +4.6VOutputs Active (Note 8) -0.5 to $V_{CC} + 0.5V$ DC Input Diode Current ( $I_{IK}$ ) $V_I < 0V$ -50 mA DC Output Diode Current (I<sub>OK</sub>) $V_O < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current ±50 mA $(I_{OH}/I_{OL})$ DC V<sub>CC</sub> or Ground Current per

# **Recommended Operating Conditions** (Note 9)

Power Supply	
Operating	1.4V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V <sub>O</sub> )	
Output in Active States	0V to $V_{CC}$
Output in 3-STATE	0.0V to 3.6V
Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
$V_{CC} = 3.0 V \text{ to } 3.6 V$	±24 mA
$V_{CC} = 2.3V \text{ to } 2.7V$	±18 mA
$V_{CC} = 1.65V \text{ to } 2.3V$	±6 mA
$V_{CC} = 1.4V \text{ to } 1.6V$	±2 mA
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$  10 ns/V

Note 7: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Supply Pin ( $I_{CC}$  or Ground)

Storage Temperature Range (T<sub>STG</sub>)

Symbol	Parameter	Conditions	v <sub>cc</sub> (v)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 - V <sub>CC</sub>	V
			1.4 - 1.6		0.35 - V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

±100 mA

-65°C to +150°C

### DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
VOL	Love Level Sulput Voltage	$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
		I <sub>OL</sub> = 100 μA	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	-
		I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		I <sub>OL</sub> = 100 μA	1.4 - 1.6		0.2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
I	Input Leakage Current	0V ≤ V <sub>I</sub> ≤ 3.6V	2.7 - 3.6		±5.0	μА
l <sub>OZ</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ 3.6V				·
02	, ,	$V_I = V_{IH}$ or $V_{IL}$	1.4 - 3.6	.0	±10.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	0V ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V	0 _3	- 10	10.0	μА
I <sub>CC</sub>	Quiescent Supply Current	$V_1 = V_{CC}$ or GND	1.4 - 3.6	-	20.0	
		$V_{CC} \le (V_1, V_0) \le 3.6V \text{ (Note 10)}$	1.4 - 3.6	-17	±20.0	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6	C	750	μΑ
Note 10.	Note 10: Outputs disabled or 3-STATE only.					

## AC Electrical Characteristics (Note 11)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C$	to + 85°C	Units	Figure
Symbol	Farameter	Conditions	(V)	Min	Max	Onno	Numbe
f <sub>MAX</sub>	Maximum Clock Frequency	C <sub>L</sub> = 30 pF	$3.3 \pm 0.3$	250			
			$2.5 \pm 0.2$	200		MHz	
			$1.8 \pm 0.15$	100		IVII IZ	
		C <sub>L</sub> = 15 pF	$1.5 \pm 0.1$	80.0			
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	2.9		
t <sub>PLH</sub>	Bus-to-Bus		$2.5 \pm 0.2$	1.0	3.5		Figures 2
			$1.8 \pm 0.15$	1.5	7.0	ns	_
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.0		Figures 8
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		F:
t <sub>PLH</sub>	Clock-to-Bus		$2.5 \pm 0.2$	1.0	4.4		Figures 2
			$1.8 \pm 0.15$	1.5	8.8	ns	_
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figures 8
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		<u></u>
t <sub>PLH</sub>	LE-to-Bus		$2.5 \pm 0.2$	1.0	4.4		Figures 2
			$1.8 \pm 0.15$	1.5	8.8	ns	_
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figures 8
t <sub>PZL</sub>	Output Enable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.8		
t <sub>PZH</sub>		30	$2.5 \pm 0.2$	1.0	4.9		Figures 3, 4
		1.50	1.8 ± 0.15	1.5	9.8	ns	0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 9, 10
t <sub>PLZ</sub>	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7		<u> </u>
t <sub>PHZ</sub>			$2.5 \pm 0.2$	1.0	4.2		Figures 3, 4
			$1.8 \pm 0.15$	1.5	7.6	ns	0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 9, 10
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5		ns	Figure
			1.8 ± 0.15	2.5		115	rigure
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			
H	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.0			
			$2.5 \pm 0.2$	1.0		ns	Figure
			1.8 ± 0.15	1.0		115	rigure
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			
t <sub>W</sub>	Pulse Width	$C_L = 30$ pF, $R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5		ns	Figure
			$1.8 \pm 0.15$	4.0		115	rigure
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	4.0			
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5		
toslh	(Note 12)		$2.5 \pm 0.2$		0.5		
			$1.8 \pm 0.15$		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		1

Note 11: For  $C_L = 50 \mathrm{pF}$ , add approximately 300ps to the AC maximum specification.


Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = +25^{\circ}C$	Units
Oymboi	T diameter	Conditions	(V)	Typical	Omics
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

### Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C <sub>IN</sub>	Input Capacitance	$V_1 = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V$	6.0	pF
C <sub>I/O</sub>	Output Capacitance	$V_1 = 0V \text{ or } V_{CC},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_1 = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF



## AC Loading and Waveforms (V $_{\text{CC}}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)




FIGURE 1. AC Test Circuit

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	
$t_{PZH}$ , $t_{PHZ}$	GND




FIGURE 2. Waveform for Inverting and Non-inverting Functions

FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic

 $V_{CC}$ 

GND




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\rm rec}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V <sub>CC</sub>		
	$3.3V \pm 0.3V$	2.5V ± 0.2V	$1.8V \pm 0.15V$
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>X</sub>	$V_{OL} + 0.3V$	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
$V_{Y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

## AC Loading and Waveforms (V $_{CC}$ 1.5V $\pm$ 0.1V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{CC}$ x 2 at $V_{CC} = 1.5 \pm 0.1$ V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	v <sub>cc</sub>	
- Cymber	1.5V ± 0.1V	
V <sub>mi</sub>	V <sub>CC</sub> /2	
V <sub>mo</sub>	V <sub>CC</sub> /2	
V <sub>X</sub>	V <sub>OL</sub> + 0.1V	
V <sub>Y</sub>	V <sub>OH</sub> – 0.1V	

#### Physical Dimensions inches (millimeters) unless otherwise noted



BGA54ArevD


- A. THIS PACKAGE CONFORMS TO JEDEC M0-205

  B. ALL DIMENSIONS IN MILLIMETERS

  C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

  D. DRAWING CONFORMS TO ASME Y14.5M-1994

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A (Preliminary)



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com