

November 1993 Revised January 1999

## 74ABT16952 16-Bit Registered Transceiver with 3-STATE Outputs

### **General Description**

The ABT16952 is a 16-bit registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The output pins are guaranteed to source 32 mA and to sink 64 mA.

#### **Features**

- Separate clock, clock enable and 3-STATE output enable provided for each register
- A and B output sink capability of 64 mA source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

### **Ordering Code:**

Order Number	Package Number	Package Description				
74ABT16952CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74ABT16952CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Devices also available in Tape and Reel. Specify by appending the letter suffix "X" to the ordering code

### **Pin Descriptions**

Pin Names	Description		
A <sub>0</sub> -A <sub>15</sub>	Data Register A Inputs/		
	B-Register 3-STATE Outputs		
B <sub>0</sub> -B <sub>15</sub>	Data Register B Inputs/		
	A-Register 3-STATE Outputs		
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs		
CEA <sub>n</sub> , CEB <sub>n</sub>	Clock Enable		
$\overline{OEAB}_n, \overline{OEBA}_n$	Output Enable Inputs		

### **Output Control**

ŌĒ	Internal Q	Output	Function
Н	Х	Z	Disable Outputs
L	L	L	Enable Outputs
L	Н	Н	

### **Register Function Table**

(Applies to A or B Register)


	Inputs	<u> </u>	Internal	
D	СР	CE	Q	Function
Х	Х	Н	NC	Hold Data
L	~	L	L	Load Data
Н		L	Н	

H = HIGH Voltage Level L = LOW Voltage Level Z = HIGH Impedance \_ = LOW-to-HIGH Transition

= Immaterial

DS011647.prf

# Connection Diagram



**Absolute Maximum Ratings**(Note 1)

Storage Temperature -65°C to +150°C Ambient Temperature under Bias

Junction Temperature under Bias

V<sub>CC</sub> Pin Potential to

-0.5V to +7.0VGround Pin Input Voltage (Note 2) -0.5V to +7.0V

-55°C to +150°C

Input Current (Note 2) Voltage Applied to Any Output

in the Disable or Power-Off State -0.5V to +5.5V –0.5V to  $V_{\mbox{\footnotesize CC}}$ in the HIGH State

Current Applied to Output

in LOW State (Max)

-500 mA DC Latchup Source Current Over Voltage Latchup (I/O)

### -55°C to +125°C Recommended Operating **Conditions**

Free Air Ambient Temperature -40°C to +85°C

Supply Voltage +4.5V to +5.5V

-30 mA to +5.0 mA Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			٧	7.0	Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V	34	Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	2.5		100	-	41.7	$I_{OH} = -3 \text{ mA } (A_n, B_n)$
		2.0	_ =	-			$I_{OH} = -32 \text{ mA } (A_n, B_n)$
V <sub>OL</sub>	Output LOW Voltage	1		0.55	0		$I_{OL} = 64 \text{ mA } (A_n, B_n)$
V <sub>ID</sub>	Input Leakage Test	4.75	( )		V	0.0	I <sub>ID</sub> = 1.9 μA (Non-I/O Pins)
							All Other Pins Grounded
I <sub>IH</sub>	Input HIGH Current	V 1		1	μΑ	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) (Note 4)
				1			$V_{IN} = V_{CC}$ (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current			7	μΑ	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
	Breakdown Test						
I <sub>BVIT</sub>	Input HIGH Current			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
I <sub>IL</sub>	Input LOW Current			-1	μΑ	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 4)
				-1			V <sub>IN</sub> = 0.0V (Non-I/O Pins)
$I_{IH} + I_{OZH}$	Output Leakage Current			10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							$\overline{\text{OEA}}$ or $\overline{\text{OEB}} = 2.0 \text{V}$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							$\overline{\text{OEA}}$ or $\overline{\text{OEB}} = 2.0 \text{V}$
Ios	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I <sub>CCH</sub>	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			60	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current			1.0	mA	Max	Outputs 3-STATE;
							All Others GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$ ; All Others
							at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load						Outputs Open
	(Note 4)			0.18	mA/MHz	Max	$\overline{OEA}$ or $\overline{OEB} = GND$ ,
							Non-I/O = GND or $V_{CC}$
							One Bit toggling, 50% duty cycle
							(Note 3)

Note 3: For 8-bit toggling, I<sub>CCD</sub> <1.4 mA/MHz.

Note 4: Guaranteed, but not tested.

## **AC Electrical Characteristics**

SOP Package

Symbol	Parameter	V <sub>CC</sub> =	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$	
		Min	Max	Min	Max	
f <sub>max</sub>	Max Clock	200		200		MHz
	Frequency					
t <sub>PLH</sub>	Propagation Delay	1.5	5.3	1.5	5.3	ns
t <sub>PHL</sub>	CPAB <sub>n</sub> or CPBA <sub>n</sub> to	1.5	5.3	1.5	5.3	
	A <sub>n</sub> or B <sub>n</sub>					
t <sub>PZH</sub>	Output Enable Time	1.5	5.5	1.5	5.5	ns
$t_{PZL}$	OEAB <sub>n</sub> or OEBA <sub>n</sub> to	1.5	5.5	1.5	5.5	
	A <sub>n</sub> or B <sub>n</sub>					
t <sub>PHZ</sub>	Output Disable Time	1.5	6.0	1.5	6.0	ns
$t_{PLZ}$	$\overline{OEAB}_n$ or $\overline{OEBA}_n$ to	1.5	6.0	1.5	6.0	
	A <sub>n</sub> or B <sub>n</sub>					


# **AC Operating Requirements**


		T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		
Sumb al	Parameter	V	$T_A = +25^{\circ}C$ $Y_{CC} = +5.0V$	$V_{CC} = 4.5 V \text{ to } 5.5 V$		11-11-
Symbol			C <sub>L</sub> = <b>5</b> 0 pF	C <sub>L</sub> =	50 pF	Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH	2.5		2.5		ns
t <sub>S</sub> (L)	or LOW A <sub>n</sub> or B <sub>n</sub>	2.5		2.5		
	to CPAB <sub>n</sub> or CPBA <sub>n</sub>					
t <sub>H</sub> (H)	Hold Time, HIGH	1.5		1.5		ns
t <sub>H</sub> (L)	or LOW A <sub>n</sub> or B <sub>n</sub>	1.5		1.5		
	to CPAB <sub>n</sub> or CPBA <sub>n</sub>					
t <sub>S</sub> (H)	Setup Time, HIGH	2.5		2.5		ns
t <sub>S</sub> (L)	or LOW CEAn or CEBn	2.5		2.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t <sub>H</sub> (H)	Hold Time, HIGH	1.5		1.5		ns
t <sub>H</sub> (L)	or LOW $\overline{\text{CEA}}_n$ or $\overline{\text{CEB}}_n$	1.5		1.5		
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					
t <sub>W</sub> (H)	Pulse Width,	3.0		3.0		
t <sub>W</sub> (L)	HIGH or LOW	3.0		3.0		ns
	to $\overline{\text{CPAB}}_n$ or $\overline{\text{CPBA}}_n$					


### Capacitance

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0V (Non I/O Pins)
C <sub>I/O</sub> (Note 5)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 5:  $C_{I/O}$  is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.







#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com