



July 1997
Revised April 2005

74VHCT374A

Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHCT374A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (\overline{OE}). When the \overline{OE} input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features


- High speed: $f_{MAX} = 140$ MHz (typ) at $T_A = 25^\circ C$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation:
 $I_{CC} = 4 \mu A$ (max) @ $T_A = 25^\circ C$
- Pin and function compatible with 74HCT374

Ordering Code:


| Order Number | Package Number | Package Description |
|---------------|----------------|---|
| 74VHCT374AM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74VHCT374ASJ | M20D | Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHCT374AMTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHCT374AN | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|-----------------------------|
| D ₀ -D ₇ | Data Inputs |
| CP | Clock Pulse Input 3-STATE |
| \overline{OE} | Output Enable Input 3-STATE |
| O ₀ -O ₇ | Outputs |

Truth Table

| Inputs | | | Outputs |
|----------------|------------|-----------------|----------------|
| D _n | CP | \overline{OE} | O _n |
| H | \nearrow | L | H |
| L | \nearrow | L | L |
| X | X | H | Z |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance


\nearrow = LOW-to-HIGH Transition

Functional Description

The VHCT374A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transi-

tion. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

| | |
|---|--------------------------|
| Supply Voltage (V_{CC}) | -0.5V to +7.0V |
| DC Input Voltage (V_{IN}) | -0.5V to +7.0V |
| DC Output Voltage (V_{OUT}) (Note 3) | -0.5V to V_{CC} + 0.5V |
| DC Output Voltage (V_{OUT}) (Note 4) | -0.5V to +7.0V |
| Input Diode Current (I_{IK}) | -20 mA |
| Output Diode Current (I_{OK}) (Note 5) | ±20 mA |
| DC Output Current (I_{OUT}) | ±25 mA |
| DC V_{CC} /GND Current (I_{CC}) | ±75 mA |
| Storage Temperature (T_{STG}) | -65°C to +150°C |
| Lead Temperature (T_L) (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions(Note 6)

| | |
|---|------------------|
| Supply Voltage (V_{CC}) | 4.5V to +5.5V |
| Input Voltage (V_{IN}) | 0V to +5.5V |
| Output Voltage (V_{OUT}) (Note 3) | 0V to V_{CC} |
| Output Voltage (V_{OUT}) (Note 4) | 0V to 5.5V |
| Operating Temperature (T_{OPR}) | -40°C to +85°C |
| Input Rise and Fall Time (t_r, t_f) $V_{CC} = 5.0V \pm 0.5V$ | 0 ns/V ~ 20 ns/V |

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. I_{OUT} absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = 0V$.

Note 5: $V_{OUT} < GND, V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ C$ | | | Units | Conditions |
|-----------|--|-----------------|--------------------|------|-------|-------|------------|
| | | | Min | Typ | Max | | |
| V_{IH} | HIGH Level Input Voltage | 4.5 | 2.0 | | | 2.0 | |
| | | 5.5 | 2.0 | | | 2.0 | V |
| V_{IL} | LOW Level Input Voltage | 4.5 | | 0.8 | | 0.8 | |
| | | 5.5 | | 0.8 | | 0.8 | V |
| V_{OH} | HIGH Level Output Voltage | 4.5 | 4.40 | 4.50 | | 4.40 | V |
| | | | 3.94 | | | 3.80 | V |
| V_{OL} | LOW Level Output Voltage | 4.5 | | 0.0 | 0.1 | 0.1 | V |
| | | | | | 0.36 | 0.44 | V |
| I_{OZ} | 3-STATE Output OFF-State Current | 5.5 | | | ±0.25 | ±2.5 | µA |
| I_{IN} | Input Leakage Current | 0~5.5 | | | ±0.1 | ±1.0 | µA |
| I_{CC} | Quiescent Supply Current | 5.5 | | | 4.0 | 40.0 | µA |
| I_{CCT} | Maximum I_{CC} /Input | 5.5 | | | 1.35 | 1.50 | mA |
| I_{OFF} | Output Leakage Current (Power Down State) | 0.0 | | | 0.5 | 5.0 | µA |

Noise Characteristics

| Symbol | Parameter | V_{CC} (V) | $T_A = 25^\circ C$ | | Units | Conditions |
|-----------------------|--|-----------------|--------------------|--------|-------|---------------|
| | | | Typ | Limits | | |
| V_{OLP} (Note 7) | Quiet Output Maximum Dynamic V_{OL} | 5.0 | 1.2 | 1.6 | V | $C_L = 50 pF$ |
| V_{OLV} (Note 7) | Quiet Output Minimum Dynamic V_{OL} | 5.0 | -1.2 | -1.6 | V | $C_L = 50 pF$ |
| V_{IHD} (Note 7) | Minimum HIGH Level Dynamic Input Voltage | 5.0 | | 2.0 | V | $C_L = 50 pF$ |
| V_{ILD} (Note 7) | Maximum LOW Level Dynamic Input Voltage | 5.0 | | 0.8 | V | $C_L = 50 pF$ |

Note 7: Parameter guaranteed by design.

AC Electrical Characteristics


| Symbol | Parameter | V _{CC} (V) | T _A = 25°C | | | T _A = -40°C to +85°C | | Units | Conditions |
|-------------------|-------------------------------|------------------------|-----------------------|------|-----|---------------------------------|-----|------------------------|--|
| | | | Min | Typ | Max | Min | Max | | |
| t _{PLH} | Propagation Delay Time | 5.0 ± 0.5 | 4.1 | 9.4 | 1.0 | 10.5 | | ns | C _L = 15 pF |
| t _{PHL} | | | 5.6 | 10.4 | 1.0 | 11.5 | | | C _L = 50 pF |
| t _{PZL} | 3-STATE Output Enable Time | 5.0 ± 0.5 | 6.5 | 10.2 | 1.0 | 11.5 | | ns | R _L = 1 kΩ C _L = 15 pF |
| t _{PZH} | | | 7.3 | 11.2 | 1.0 | 12.5 | | | C _L = 50 pF |
| t _{PLZ} | 3-STATE Output Disable Time | 5.0 ± 0.5 | 7.0 | 11.2 | 1.0 | 12.0 | | ns | R _L = 1 kΩ C _L = 50 pF |
| t _{PHZ} | | | | | | | | | |
| t _{OSLH} | Output to Output Skew | 5.0 ± 0.5 | | 1.0 | | 1.0 | | (Note 8) | |
| t _{OSHL} | | | | | | | | | |
| f _{MAX} | Maximum Clock Frequency | 5.0 ± 0.5 | 90 | 140 | 80 | | | MHz | C _L = 15 pF |
| | | | 85 | 130 | 75 | | | | C _L = 50 pF |
| C _{IN} | Input Capacitance | | 4 | 10 | | 10 | pF | V _{CC} = Open | |
| C _{OUT} | Output Capacitance | | | 9 | | | pF | V _{CC} = 5.0V | |
| C _{PD} | Power Dissipation Capacitance | | | 25 | | | pF | (Note 9) | |



Note 8: Parameter guaranteed by design. t_{OSLH} = |t_{PLH} max - t_{PLH} min|; t_{OSHL} = |t_{PHL} max - t_{PHL} min|

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/8 (per F/F). The total C_{PD} when n pcs. of the octal D Flip-Flop operates can be calculated by the equation: C_{PD}(total) = 20 + 12m.

AC Operating Requirements

| Symbol | Parameter | V _{CC} (V) | T _A = 25°C | | | T _A = -40°C to +85°C | | Units |
|-------------------|--------------------------|------------------------|-----------------------|-----|-----|---------------------------------|-----|-------|
| | | | Min | Typ | Max | Min | Max | |
| t _{W(H)} | Minimum Pulse Width (CP) | 5.0 ± 0.5 | 6.5 | | | 8.5 | | ns |
| t _S | Minimum Set-up Time | 5.0 ± 0.5 | 2.5 | | | 2.5 | | ns |
| t _H | Minimum Hold Time | 5.0 ± 0.5 | 2.5 | | | 2.5 | | |

Physical Dimensions inches (millimeters) unless otherwise noted


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)LAND PATTERN RECOMMENDATION

DIMENSIONS ARE IN MILLIMETERS

NOTES:


- CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

DETAIL A

**Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




MTC20REV D1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20

74VHCT374A Octal D-Type Flip-Flop with 3-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



**20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A**

N20A (REV G)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com