

APPLICATION NOTES

HIGH FREQUENCY RESPONSE

The DDU8C3 tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data

Delay Devices if your application requires device testing at a specific input condition.

POWER SUPPLY BYPASSING

The DDU8C3 relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VDD to GND, located as close as possible to the VDD pin, is recommended. A wide VDD trace and a clean ground plane should be used.

DEVICE SPECIFICATIONS

TABLE 1: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V_{DD}	-0.3	7.0	V	
Input Pin Voltage	V_{IN}	-0.3	$V_{DD}+0.3$	V	
Storage Temperature	T_{STRG}	-55	150	C	
Lead Temperature	T_{LEAD}		300	C	10 sec

TABLE 2: DC ELECTRICAL CHARACTERISTICS


(-40C to 85C, 3.00V to 3.60V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V_{OH}	3.00	3.20		V	$V_{DD} = 3.3$, $I_{OH} = MAX$ $V_{IH} = MIN$, $V_{IL} = MAX$
Low Level Output Voltage	V_{OL}		0.10	0.30	V	$V_{DD} = 3.3$, $I_{OL} = MAX$ $V_{IH} = MIN$, $V_{IL} = MAX$
High Level Output Current	I_{OH}			-24.0	mA	
Low Level Output Current	I_{OL}			24.0	mA	
High Level Input Voltage	V_{IH}	2.50			V	
Low Level Input Voltage	V_{IL}			0.80	V	
Input Current	I_{IH}			0.10	μA	$V_{DD} = 3.3$

PACKAGE DIMENSIONS



DDU8C3-xx (DIP)



DDU8C3-xxA1 (Gull-Wing)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS


INPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$
Supply Voltage (VDD): $3.3\text{V} \pm 0.1\text{V}$
Input Pulse: High = $3.3\text{V} \pm 0.1\text{V}$
 Low = $0.0\text{V} \pm 0.1\text{V}$
Source Impedance: 50Ω Max.
Rise/Fall Time: 3.0 ns Max. (measured
 between 0.5V and 2.8V)
Pulse Width: $\text{PW}_{\text{IN}} = 1.5 \times \text{Total Delay}$
Period: $\text{PER}_{\text{IN}} = 10 \times \text{Total Delay}$


OUTPUT:

Load: 1 CMOS Gate
 C_{load} : $5\text{pf} \pm 10\%$
Threshold: 1.65V (Rising & Falling)

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing