

October 1986 Revised February 2000

DM74ALS646 **Octal 3-STATE Bus Transceiver and Register**

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74ALS646 are edge-triggered Dtype flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data

The enable $\overline{\mathbf{G}}$ and direction control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is LOW, the direction pin selects which bus receives data. When the enable G pin is HIGH, both buses become disabled yet their input function is still enabled.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL
- 3-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses




Ordering Code

Order Number	Package Number	Package Description			
DM74ALS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide			
DM74ALS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide			

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table


Inputs					Data I/O (Note 1)		Operation or Function	
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
Χ	Х	1	Х	Х	Х	Input	Not Specified	Store A, B Unspecified
Χ	Х	Х	1	Х	Х	Not Specified	Input	Store B, A Unspecified
Н	Х	1	1	Х	Х	Input	Input	Store A and B Data
Н	Х	H/L	H/L	Х	X	Input	Input	Isolation, Hold Storage
L	L	Х	Х	X	L	Output	Input	Real-Time B Data to a Bus
L	L	Х	H/L	Χ	H	Output	Input	Stored B Data to a Bus
L	Н	Х	Χ	L	X	Input	Output	Real-Time A Data to B Bus
L	Н	H/L	X	Н	Х	Input	Output	Stored A Data to B Bus

- H = HIGH Logic Level
 L = LOW Logic Level
 X = Don't Care (Either LOW or HIGH Logic Levels including transitions)
 H/L = Either LOW or HIGH Logic Level excluding transitions

The Positive going edge of pulse

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage 7V

Input Voltage
Control Inputs 7V

I/O Ports 5.5V

Operating Free-Air Temperature Range 0° C to $+70^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Typical θ_{JA}

N Package 44.5°C/W

M Package 80.5°C/W

0°C to +70°C

-65°C to +150°C

-65°C to

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		5	5.5	V	
V _{IH}	HIGH Level Input Voltage		- 23		V	
V _{IL}	LOW Level Input Voltage	-	五月	0.8	V	
I _{OH}	HIGH Level Output Current	3. %	3 4	-15	mA	
I _{OL}	LOW Level Output Current	1 18		24	mA	
f _{CLK}	Clock Frequency	75	4	40	MHz	
t _W	Pulse Duration, Clocks LOW or HIGH				ns	
t _{SU}	Data Setup Time, A before CAB or B before CBA (Note 3)	10↑			ns	
t _H	Data Hold Time, A after CAB or B after CBA (Note 3)	0↑			ns	
T _A	Free Air Operating Temperature			70	°C	

Note 3: ↑ = With reference to the LOW-to-HIGH transition of the respective clock.


Electrical Characteristics


over recommended free air temperature range

Symbol	Parameter	Te	Min	Тур	Max	Units	
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	V	
V _{OH}	HIGH Level	V _{CC} = 4.5V to 5.5V	$I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2			
	Output Voltage	V _{CC} = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
			I _{OH} = Max	2			
V_{OL}	LOW Level	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	
	Output Voltage		I _{OL} = 24 mA		0.35	0.5	V
			$I_{OL} = 48 \text{ mA}$		0.35	0.5	
I _I	Input Current at Maximum	V _{CC} = Max	I/O Ports, V _I = 5.5V			100	^
	Input Voltage		Control Inputs, V _I = 7V			100	μΑ
I _{IH}	HIGH Level Input Current	$V_{CC} = Max$, $V_I = 2.7V$ (N			20	μΑ	
I _{IL}	LOW Level	V _{CC} = Max,	Control Inputs			-200	
	Input Current	V _I = 0.4V, (Note 4)	I/O Ports			-200	μΑ
Io	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$	-30		-112	mA	
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH		47	76	
			Outputs LOW		55	88	mA
			Outputs Disabled		55	88	

Note 4: For I/O ports the 3-STATE output currents (I_{OZH} and I_{OZL}) are included in the I_{IH} and I_{IL} parameters.

Switching Characteristics From (Input) Conditions Min Units Symbol Max Parameter To (Output) Propagation Delay Time $V_{CC} = 4.5V$ to 5.5V, CBA or CAB 10 30 ns LOW-to-HIGH Level Output $C_{L} = 50 \text{ pF},$ to A or B t_{PHL} Propagation Delay Time $R_1=R_2=500\Omega,$ CBA or CAB 5 17 ns HIGH-to-LOW Level Output T_A = Min to Max to A or B t_{PLH} Propagation Delay Time A or B to 5 20 ns LOW-to-HIGH Level Output B or A t_{PHL} Propagation Delay Time A or B to 3 12 ns HIGH-to-LOW Level Output B or A Propagation Delay Time SBA or SAB t_{PLH} LOW-to-HIGH Level Output to A or B 12 35 ns (with A or B LOW) (Note 5) t_{PHL} Propagation Delay Time SBA or SAB HIGH-to-LOW Level Output 5 20 to A or B ns (with A or B LOW) (Note 5) Propagation Delay Time t_{PLH} LOW-to-HIGH Level Output to A or B (with A or B HIGH) (Note 5) Propagation Delay Time SBA or SAB t_{PHL} HIGH-to-LOW Level Output 5 20 (with A or B HIGH) (Note 5) Output Enable Time G to t_{PZH} 3 17 ns to HIGH Level Output Output Enable Time t_{PZL} G to 5 20 to LOW Level Output A or B t_{PHZ} Output Disable Time G to 1 10 ns from HIGH Level Output $\mathsf{A} \; \mathsf{or} \; \mathsf{B}$ t_{PLZ} Output Disable Time G to 2 16 ns from LOW Level Output A or B Output Enable Time DIR to t_{PZH} 6 to HIGH Level Output $\mathsf{A} \; \mathsf{or} \; \mathsf{B}$ Output Enable Time DIR to t_{PZL} 5 to LOW Level Output A or B Output Disable Time t_{PHZ} DIR to 1 10 ns from HIGH Level Output DIR to Output Disable Time 16 ns from LOW Level Output A or B





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com