

April 1984 Revised February 2000

DM74ALS580A Octal D-Type Transparent Latch with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the DM74ALS580A are transparent D-type latches. While the enable (G) is HIGH the Q outputs will follow the complement of the data (D) inputs. When the enable is taken LOW the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly




Ordering Code:

| Order Number | Package Number | Package Description |
|---------------|----------------|---------------------------------------------------------------------------|
| DM74ALS580AWM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide |
| DM74ALS580AN | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devises also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram



Function Table Logic Diagram Output Enable D Output OUTPUT 1 Q Control G Н Н L L L Н L Н 19 1Q L Χ $\overline{\mathbf{Q}}_0$ Н Χ Χ Ζ $$\begin{split} &L = LOW \ State \\ &H = HIGH \ State \\ &X = Don't \ Care \\ &Z = High \ Impedance \ State \\ &\overline{Q}_0 = Previous \ Condition \ of \ \overline{Q} \end{split}$$ **○** CK 18 2Q **c**K 17 3Q 16 4Q 15 5Q 14 6Q ςκ 13 7Q 12 8Q

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V

Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range

Typical θ_{JA}

N Package 56.0°C/W

M Package 75.0°C/W

0°C to +70°C

-65°C to +150°C

-65°C to +00°C

-65°C to +150°C

-65°C to +

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units | |
|-----------------|------------------------------------|-----|-----|------|-------|--|
| V _{CC} | Supply Voltage | 4.5 | 5 | 5.5 | V | |
| V _{IH} | HIGH Level Input Voltage | 2 | | | V | |
| V _{IL} | LOW Level Input Voltage | | | 0.8 | V | |
| I _{OH} | HIGH Level Output Current | | 4 | -2.6 | mA | |
| loL | LOW Level Output Current | | 7.0 | 24 | mA | |
| t _W | Width of Enable Pulse, HIGH or LOW | 15 | 16 | | ns | |
| t _{su} | Data Setup Time (Note 2) | 10↓ | -01 | | ns | |
| t _H | Data Hold Time (Note 2) | 10↓ | | | ns | |
| T _A | Free Air Operating Temperature | 0 | .0 | 70 | °C | |


Note 2: The (↓) arrow indicates the negative edge of the enable is used for reference


Electrical Characteristics

 $over \ recommended \ operating \ free \ air \ temperature \ range. \ All \ typical \ values \ are \ measured \ at \ V_{CC} = 5V, \ T_A = 25^{\circ}C.$

| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|------------------|----------------------------|-------------------------------------------------|--------------------------|---------------------|------|------|-------|
| V _{IK} | Input Clamp Voltage | $V_{CC} = 4.5 \text{V}, I_{I} = -18 \text{ mA}$ | | | | -1.2 | V |
| V _{OH} | HIGH Level | V _{CC} = 4.5V | I _{OH} = Max | 2.4 | 3.2 | | V |
| | Output Voltage | $V_{IL} = V_{IL}Max$ | IOH - IVIAX | | | | V |
| | | V _{CC} = 4.5V to 5.5V | $I_{OH} = -400 \mu A$ | V _{CC} - 2 | | | V |
| V _{OL} | LOW Level | V _{CC} = 4.5V | I _{OL} = 12 mA | | 0.25 | 0.4 | V |
| | Output Voltage | V _{IH} = 2V | $I_{OL} = 24 \text{ mA}$ | | 0.35 | 0.5 | V |
| I _I | Input Current @ Maximum | V _{CC} = 5.5V, V _{IH} = 7V | | | | 0.1 | mA |
| | Input Voltage | VCC = 5.5 v, VIH = 7 v | | | | 0.1 | III/A |
| I _{IH} | HIGH Level Input Current | V _{CC} = 5.5V, V _{IH} = 2.7V | | | | 20 | μΑ |
| I _{IL} | LOW Level Input Current | $V_{CC} = 5.5V, V_{IL} = 0.4V$ | | | | -0.1 | mA |
| Io | Output Drive Current | $V_{CC} = 5.5V, V_{O} = 2.25V$ | | -30 | | -112 | mA |
| I _{OZH} | OFF-State Output Current | $V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$ | | | | 20 | μА |
| | HIGH Level Voltage Applied | | | | | | |
| I _{OZL} | OFF-State Output Current | $V_{CC} = 5.5V, V_{IH} = 2V$ | | | | -20 | μА |
| | LOW Level Voltage Applied | $V_O = 0.4V$ | | | | | |
| I _{CC} | Supply Current | V _{CC} = 5.5V | Output HIGH | | 10 | 17 | mA |
| | | Outputs OPEN | Output LOW | | 16 | 26 | mA |
| | | | Outputs Disabled | | 17 | 29 | mA |

Switching Characteristics Conditions From То Min Max Units Symbol t_{PLH} Propagation Delay Time $V_{CC} = 4.5V \text{ to } 5.5V$ Any Q Data 3 18 ns LOW-to-HIGH Level Output $R_L=500\Omega\,$ Propagation Delay Time $C_L = 50 \ pF$ Any Q 3 Data 14 ns HIGH-to-LOW Level Output t_{PLH} Propagation Delay Time Any $\overline{\overline{Q}}$ 8 Enable 22 ns LOW-to-HIGH Level Output t_{PHL} Propagation Delay Time Enable Any Q 8 21 ns HIGH-to-LOW Level Output t_{PZH} Output Enable Time Output Any Q 4 18 ns to HIGH Level Output Control Output Enable Time Output t_{PZL} Any $\overline{\mathsf{Q}}$ 4 18 ns Any Q Output Control Any Q Any Q to LOW Level Output Control t_{PHZ} Output Disable Time 2 10 ns from HIGH Level Output Output Disable Time t_{PLZ} ns from LOW Level Output





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com