FAIRCHILD

SEMICONDUCTOR

DM74AS240 • DM74AS244 **3-STATE Bus Driver/Receiver**

General Description

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133Ω . The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The buffer selection includes inverting and noninverting, with enable or disable 3-STATE control.

October 1986 Revised March 2000 DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver


Features

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 74LS and Schottky counterpart
- **\blacksquare** Switching response specified into 500 Ω and 50 pF
- Specified to interface with CMOS at $V_{OH} = V_{CC} 2V$

Ordering Code:

tains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidi- rectional. The buffer selection includes inverting and non- inverting, with enable or disable 3-STATE control.									
Ordering Code:									
Order Number	Package Number		Package Description						
DM74AS240WM	M20B	20-Lead Small	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide						
DM74AS240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide							
DM74AS244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide							
DM74AS244N	N20A	20-Lead Plastic	0-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Devices also available	in Tape and Reel. Specify	by appending the s	uffix letter "X" to	the ordering code.					

Connection Diagrams



^{© 2000} Fairchild Semiconductor Corporation DS006298

Absolute Maximum Ratings(Note 1)

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage		£	0.8	V
I _{ОН}	HIGH Level Output Current		A 16 M	-15	mA
I _{OL}	LOW Level Output Current	5	1	64	mA
T _A	Free Air Operating Temperature	0	G	70	°C

Electrical Characteristics over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions			Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$					-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$			2.4	3.2		1
	Output Voltage	$V_{CC} = 4.5V, I_{O}$	_H = Max		2.4			V
	$I_{OH} = -2 \text{ mA}, V_{CO}$			_C = 4.5V to 5.5V				
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V, I_O$	_L = Max			0.35	0.55	V
l _l	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{IN} = 7V$	Others			100	μA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{I}$, V _{IN} = 2.7V Others				20	μA
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V \qquad \begin{array}{c} AS240, (\overline{G}, \overline{G}), \\ (Control Inputs), \\ DM74AS244 (\overline{G}) \\ \overline{DM74AS244} (A) \end{array}$		AS240, (G, G),			-500	μΑ
				(Control Inputs),				
				DM74AS244 (G)				
						-1000	1	
I _{OZH}	HIGH Level 3-STATE Output Curren	V _{CC} = 5.5V, V= 2.7V					50	μA
I _{OZL}	LOW Level 3-STATE	$V_{CC} = 5.5V, V = 0.4V$		DM74AS240,			-50	μΑ
	Output Current			DM74AS244				
I _O (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{C}$	V _{CC} = 5.5V, V _{OUT} = 2.25V			-115	-150	mA
I _{CC}	DM74AS240	$V_{CC} = 5.5V$	V _{CC} = 5.5V Outputs HIGH Outputs LOW			11	17	
	Supply Current					51	75	mA
		3		STATE		24	38	
I _{CC}	DM74AS244	V _{CC} = 5.5V Outputs HIGH Outputs LOW 3-STATE			22	34		
	Supply Current			uts LOW		60	90	mA
				STATE		34	54	

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$	А	Y	2	6.5	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	C _L = 50 pF	А	Y	2	5.7	ns
t _{PZL}	Output Enable to LOW Level	Ī	G	Y	2	9	ns
t _{PZH}	Output Enable to HIGH Level	Ī	G	Y	2	6.4	ns
t _{PLZ}	Output Disable from LOW Level	Ī	G	Y	2	9.5	ns
t _{PH7}	Output Disable from HIGH Level	1	G	Y	2	5	ns

DM74AS240 • DM74AS244

DM74AS244 Switching Characteristics

Symbol	Parameter	Conditions		From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time	$V_{CC} = 4.5V$ to 5.5V		А	v 🕙	2	6.2	ns
	LOW-to-HIGH Level Output	$R_1 = R_2 = 500\Omega$		^		2	0.2	115
t _{PHL}	Propagation Delay Time	$C_L = 50 \text{ pF}$		A	Y	2	6.2	ns
	HIGH-to-LOW Level Output			A AL		2	0.2	115
t _{PZL}	Output Enable to LOW Level		no :	G	Y	2	7.5	ns
t _{PZH}	Output Enable to HIGH Level		32	G	Y	2	9	ns
t _{PLZ}	Output Disable from LOW Level			G	Y	2	9	ns
t _{PHZ}	Output Disable from HIGH Level			G	Y	2	6	ns
t _{FHZ} Output Disable from HIGH Level G Y 2 6 ns								

