FAIRCHILD

SEMICONDUCTOR

April 1984 Revised February 2000

DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

General Description

This dual 4-bit register features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide this register with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS874B are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Ordering Code:

Order Number	Package Number	Package Description
DM74ALS874BWM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS874BNT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Features

process

■ Switching specifications at 50 pF

Space saving 300 mil wide package

Asynchronous clear


ture and V_{CC} range

Switching specifications guaranteed over full tempera-


Advanced oxide-isolated, ion-implanted Schottky TTL

■ 3-STATE buffer-type outputs drive bus lines directly

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code



DM74ALS874B Dual 4-Bit D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^\circ C$ to $+150^\circ C$
Typical θ _{JA}	
N Package	51.0°C/W
M Package	86.5°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current			<u>, 1</u>	-2.6	mA
I _{OL}	LOW Level Output Current			- 24	24	mA
f _{CLK}	Clock Frequency		0	X.	30	MHz
t _{WCLK}	Width of Clock Pulse HIGH		16.5			ns
	LOW	-	16.5			ns
t _{WCLR}	Width of Clear Pulse LOW		10	0		ns
t _{SU}	Data Setup Time (Note 2)		15			ns
t _H	Data Hold Time (Note 2)		0↑			ns
t _{SU}	Clear Inactive		12			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 2: The (1) arrow indicates the positive edge of the Clock is used for reference.

DM74ALS874B

V _{IK} V _{OH}	Parameter	Conditions		Min	Тур	Max	1	
	Input Clamp Voltage	V _{CC} = 4.5V, I _I = -18 mA					-1.2	-
0	HIGH Level	$V_{CC} = 4.5V$						
	Output Voltage	$V_{IL} = V_{IL} Max$	I ^{OI}	_H = Max	2.4	3.2		
		V _{CC} = 4.5V to 5.5V	I _O	_H = -400 μA	V _{CC} – 2			1
V _{OL}	LOW Level	V _{CC} = 4.5V		10 1		0.05	0.4	T
	Output Voltage	$V_{IH} = 2V$	OL	= 12 mA		0.25	0.4	
			IOL	= 24 mA		0.35	0.5	
l _l	Input Current @Maximum	V _{CC} = 5.5V, V _{IH} = 7V					0.1	
	Input Voltage							
I _Н	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$					20	
Ι _{ΙL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$					-0.2	
l _o	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$			-30		-112	
lozh	OFF-State Output Current	$V_{CC} = 5.5V, V_{IH} = 2V$					20	
l	HIGH Level Voltage Applied OFF-State Output Current	$V_0 = 2.7V$ $V_{CC} = 5.5V, V_{IH} = 2V$					<u> </u>	+
l _{OZL}	LOW Level Voltage Applied	$v_{CC} = 5.5 v, v_{IH} = 2 v$ $V_O = 0.4 V$			-		-20	
Icc	Supply Current	$V_{\rm CC} = 5.5V$	0	tputs HIGH	A. 14	14	21	-
'CC	Supply Sullen	Outputs OPEN		itputs LOW		19	30	-
				itputs Disable		20	32	-
-								
Symbol	nmended operating free air tempe Parameter	Conditions		From	То	Min	Max	
-,								
f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V				30	MHz	
-	Propagation Delay Time	$R_L = 500, \Omega,$		Clock	Any Q	30 4	MHz 14	
f _{MAX} t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output			Clock	Any Q			
f _{MAX}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time	$R_L = 500, \Omega,$		Clock	Any Q Any Q			
f _{MAX} t _{PLH} t _{PHL}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output	$R_L = 500, \Omega,$		Clock	-	4	14	
f _{MAX} t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time	$R_L = 500, \Omega,$		Clock Output	-	4	14	
t _{PLH} t _{PLH} t _{PHL}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output	$R_L = 500, \Omega,$		Clock Output Control	Any Q Any Q	4	14 14 18	
f _{MAX} t _{PLH} t _{PHL}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output Output Enable Time	$R_L = 500, \Omega,$		Clock Output	Any Q	4	14	
f _{MAX} tpLH tpHL tpZH tpZL	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output	$R_L = 500, \Omega,$		Clock Output Control Output	Any Q Any Q Any Q	4 4 4 4 4	14 14 18 18	
t _{PLH} t _{PLH} t _{PHL}	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output Output Enable Time to LOW Level Output	$R_L = 500, \Omega,$		Clock Output Control Output Control	Any Q Any Q	4	14 14 18	
f _{MAX} tpLH tpHL tpZH tpZL	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output Output Enable Time to LOW Level Output Output Disable Time	$R_L = 500, \Omega,$		Clock Output Control Output Control Output	Any Q Any Q Any Q Any Q	4 4 4 4 2	14 14 18 18 10	
f _{MAX} tpLH tpHL tpZH tpZL tpHZ	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output Output Enable Time to LOW Level Output Output Disable Time from HIGH Level Output	$R_L = 500, \Omega,$		Clock Output Control Output Control Output Control	Any Q Any Q Any Q	4 4 4 4 4	14 14 18 18	
f _{MAX} tpLH tpHL tpZH tpZL tpHZ	Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Output Enable Time to HIGH Level Output Output Enable Time to LOW Level Output Output Disable Time from HIGH Level Output Output Disable Time	$R_L = 500, \Omega,$		Clock Output Control Output Control Output Control Output	Any Q Any Q Any Q Any Q	4 4 4 4 2	14 14 18 18 10	

