
# FCT Interface Logic

TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS295

The CD54FCT2952A was not acquired from Harris Semiconductor.

CD54/74FCT2952A



# Octal Register-Transceivers, 3-State

CD54/74FCT2952A - Non-Inverting

#### Type Features:

- Buffered inputs
- Typical propagation delay: 5.6ns @ VCC = 5V, TA = 25°C, CL = 50pF

Family Features:

The CD54/74FCT2952A octal register-transcelver uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output-HIGH level to two diode drops below VCC. This resultant lowering of output swing (0V to 3.7V) reduces power bus ringing (a source of EMI) and minimizes VCC bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 to 64 milliamperes.

These devices contain two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Each register has separate clock, clock enable, and 3-state output enable signals associated with it.

The CD54/74FCT2952A is supplied in the 24-lead small-outline plastic packages (M suffix). This package type is operable over two temperature ranges: Commercial (0°C to +70°C) and Extended Industrial (-55°C to +125°C).

- SCR-latchup-resistant BICMOS process and circuit design
- FOTXXXXA Speed of bipolar FAST\*/AS/S
- 64/48-mA output sink current (commercial/extended industrial)
- Output voltage swing limited to 3.7V @ VCC = 5V
- Controlled output-edge rates
- Input/output isolation to VCC
- BICMOS technology with low quiescent power

The CD54FCT2952A is also available in chip form (H suffix). This unpackaged device is operable over the -55°C to +125°C temperature range.

# REGISTER FUNCTION TABLE (APPLIES TO A OR B REGISTER)

	INPUTS		INTERNAL			
D	CP	CE	Q	FUNCTION		
Х	х	Н	NC	Hold Data		
L H	7	L L	L H	Load Data		

#### **OUTPUT CONTROL**

	INTERNAL	OUTPUTS	:
ŌĒ	Q	FCT2952A	FUNCTION
н	х	z	Disable Outputs
L L	L H	L H	Enable Outputs

<sup>\*</sup> FAST is a registered trademark of Fairchild Semiconductor Corp.

# MAXIMUM RATINGS, Absolute-Maximum Values:

DO SUPPLY-VOLTAGE (VOC) -0.5V to 6	ŝ۷
DC SUPPLY-VOLTAGE (VCC)0.5V to 6 DC INPUT DIODE CURRENT, IIK (for VI < -0.5V)20m	۱A
50n Solver Diode Connent, in the Victory	ıA
DC OUTPUT DIODE CURRENT, IOK (for VO < -0.5V)	٠.٨
DC OUTPUT SINK CURRENT per Output Pin, IO	- ^
DC OUTPUT SINK CURRENT per Output Pin, IO	144
DC VCC CURRENT (IGG):	
DC GROUND CURRENT (IGND)	ıΑ
DOWED DISSIPATION PER PACKAGE (PD)	
POWER DISSIPATION PER PACKAGE (PD):  For TA = -55°C to +70°C (PACKAGE TYPE M)	W
Por IA = -55°C to +70°C (PACKAGE 1 TECM)	W
For TA = +70°C to +125°C (PACKAGE TYPE M)	**
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE M55°C to +125°C	J.C
OPERATING-TEMPERATURE RANGE (TA):       -55°C to +125°C         PACKAGE TYPE M	C
LEAD TEMPERATURE (DURING SOLDERING):	,
At distance 1/16 in. ± 1/32 in. (1.59mm ± 0.79mm) from case for 10s maximum+265	O.
At distance 1/16 in. ± 1/32 in. (1.34min ± 0.74min) from case for 105 maximum.	၁င
Unit inserted into PC board min, thickness 1/16 in. (1.59mm) with solder contacting lead tips only	•


## RECOMMENDED OPERATING CONDITIONS:

The following are normal operating ranges for these devices. For maximum reliability, devices should always be operated within these ranges.

		LIMI	TS		
C	MIN	МАХ	UNITS		
Supply-Voltage Range, VCC*:	CD74 Series, TA = 0°C to 70°C	4.75	5.25	٧	
	CD54 Series, TA = -55°C to +125°C	4.5	5.5	٧	
DC Input Voltage, VI	20 X P	0	VCC	V	
DC Output Voltage, VO		0	≤VCC	V	
Operating Temperature, TA	CO.	-55	+125	°C	
input Rise and Fall Slew Rate, dt/dv		0	10	ns/V	

<sup>\*</sup> Unless otherwise specified, all voltages are referenced to ground.

#### CD54/74FCT2952A TYPE



TERMINAL ASSIGNMENT

IEC LOGIC SYMBOL

#### STATIC ELECTRICAL CHARACTERISTICS

FCT Series: 74FCT Commercial Temperature Range, 0°C to +70°C; VCC max = 5.25V, VCC min = 4.75V 54FCT Extended Industrial Temperature Range, -55°C to +125°C; VCC max = 5.5V, VCC min = 4.5V

		TEST		AMBIENT TEMPERATURE (TA)							
		CONDITIONS			+25°C		0°C to +70°C		-55°C to +125°C		
CHARACTERISTICS		VI (V) IO (mA)		vcc (v)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
High-Level Input Voltage	VIH			4.5 to 5.5	2	<b></b>	2		2		٧
Low-Level Input Voltage	VIL			4.5 to 5.5	-	0.8	-	0.8	-	0.8	٧
High-Level Output Voltage		VIH or	-15	MIN	2.4	.= .	2.4	<u>-</u>	-	-	٧
	VOH	VIL	12	MIN	2.4	-	-	-	2.4	-	V
Low-Level Output Voltage		VIH or	64	MIN	-	0.55	1	0.55	-		٧
	VOL	VIL	48	MIN	-	0.55	_	-	-	0.55	V
High-Level Input Current	ИН	vcc		MAX		0.1	-	1	_	1	μА
Low-Level Input Current	IIL	GND		MAX	-	-0.1	43	-1	-	-1	μΑ
3-State Leakage Current	IOZH	VCC		MAX	_	0.5	/D_	10	-	10	μА
	10ZL	GND		MAX	-, 3	-0.5	2	-10	-	-10	μА
Short-Circuit Output Current *	IOS	VCC or GND VO = 0		мах	-60	Oku.	-60	_	-60	*	mA
Input Clamp Voltage	VIK	VCC or GND	-18	MIN	-	-1.2	-	-1.2	_	-1.2	٧
Quiescent Supply Current, MSI	ICC	VCC or GND	0	мах		8	_	80	-	500	μА
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	AICC	3.4V†		мах	- 1 · 1	1.6	•	1.6	-	2	mA

<sup>\*</sup> Not more than one output should be shorted at one time. Test duration should not exceed 100ms.

FCT Input Loading: All inputs are 1 unit load. Unit load is ΔICC limit specified in Static Characteristics Chart, e.g., 1.6mA max. @ +70°C.

<sup>†</sup> Inputs that are not measured are at VCC or GND.

#### CD54/74FCT2952A

## Prerequisite for Switching

		VCC (V)	+25°C	0°C to +70°C		-55°C to +125°C		
PARAMETER	SYMBOL		/) TYP	MIN	MAX	MIN	MAX	UNITS
Clock Pulse Width CPA, CPB	tw	5†	•	3	-	3		ns
Setup Time An, Bn to CPA, CPB	tsu	5	•	2	•	2.5	-	ns
CEA, CEB to CPA, CPB	tSU	5	-	3	•	3	•	ns
Hold Time An, Bn to CPA, CPB	ŧН	5		2	•	2		ns
CEA, CEB to CPA, CPB	배	5:	•	2	•	2	-	

<sup>† 5</sup>V: min. is at 4.5V., min. is at 4.75V for 0°C to +70°C, typ. is at 5V.

### Switching Specifications FCT Series: tr, tf = 2.5ns, CL = 50pF, RL - See Figure 4

			+25°C	+25°C 0°C to +70°C			-55°C to +125°C		
PARAMETER	SYMBOL	vcc (v)	TYP	MIN	MAX	MIN	MAX	UNITS	
Propagation Delays CPA, CPB to Bn, An	tPLH, tPHL	5 <b>†</b>	5.5	12	10	2	11	ns	
Output EnableTime OEA or OEB to An or Bn	tPZL, tPZH	5	5.5	1.5	10.5	1.5	13	ns	
Output Disable Time OEA or OEB to An or Bn	tPLZ, tPHZ	5	5.5	1.5	10	1.5	10	ns	
Power Dissipation Capacitance	CPD§	•			56 Typica	ıl		рF	
Min. (Valley) VOHV During Switching of Other Outputs (Output Under Test Not Switching)	VOHV See Figure 1	5		0.5 7	ypical at	+25°C		٧	
Max. (Peak) VOLP During Switching of Other Outputs (Output Under Test Not Switching)	VOLP See Figure 1	5		1 17	ypical at +	25°C		٧	
Input Capacitance	CI	•	-	-	10		10	pF	
Input/Output Capacitance	C <sub>I/O</sub>	•	-	-	15	•	15	pF	

<sup>† 5</sup>V: min. is at 5.5V, max. is at 4.5V.

VCC ≈ supply voltage

ΔICC = flow through current x unit load

CL = output load capacitance

D = duty cycle of input high


fo = output frequency

fl = input frequency

<sup>5</sup>V: min. is at 5.25V for 0°C to +70°C, max. is at 4.75V for 0°C to +70°C, typ. is at 5V

<sup>§</sup> CPD, measured per function, is used to determine the dynamic power consumption. PD (per package) = VCC ICC +  $\Sigma$  (VCC² fi CPD + VO² fo CL + VCC  $\triangle$ ICC D) where:

#### PARAMETER MEASUREMENT INFORMATION



#### NOTES:

- VOLP is measured with respect to a ground reference near the output under test. VOHV is measured with respect to VOH.
- 2. Input pulses have the following characteristics: PRR  $\leq$  1MHz, tr = 2.5ns, tf = 2.5ns, skew 1ns.
- R.F. fixture with 700-MHz design rules required, IC should be soldered into test board and bypassed with 0.1μF capacitor. Scope and probes require 700-MHz bandwidth.

Figure 1 - Simultaneous switching transient waveforms.





Figure 2 - CD54/74FCT2952A propagation delay times.

Figure 3 - Setup and hold times.



TEST	SWITCH POSITION			
tPLZ, tPZL, OPEN DRAIN	CLOSED			
tPHZ, tPZH, tPLH, tPHL	OPEN			

Figure 4 - Three-state propagation delay times and test circuit.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

