
FCT Interface Logic



Data sheet acquired from Harris Semiconductor SCHS296

The CD54FCT623 was not acquired from Harris Semiconductor.

CD54/74FCT623



Octal-Bus Transceiver, 3-State, Non-Inverting

Type Features:

- Buffered inputs
- Typical propagation delay:

FUNCTIONAL DIAGRAM

5.3ns @ VCC = 5V, TA = +25°C, CL = 50pF

The CD54/74FCT623 octal-bus transceiver uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that Ilmits the output-HIGH level to two diode drops below VCC. This resultant lowering of output swing (OV to 3.7V) reduces power bus ringing (a source of EMI) and minimizes VCC bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 to 64 milliamperes.

The CD54/74FCT623 is a non-inverting, 3-state, bidirectional transceiver-buffer intended for two-way transmission from "A" bus to "B" bus or "B" bus to "A" bus, depending on the logic levels of the Output Enable (OEAB, OEBA) inputs.

The dual Output Enable provision gives these devices the capability to store data by simultaneously enabling OEAB and OEBA. Each output reinforces its input under these conditions, and when all other data sources to the bus lines are at high impedance, both sets of bus lines will remain in their last states.

The CD54/74FCT623 is supplied in the 20-lead small-outline plastic package (M suffix). The package type is operable over two temperature ranges: Commercial (0°C to +70°C) and Extended Industrial (-55°C to +125°C).

The CD54FCT623 is also available in chip form (H suffix). This unpackaged device is operable over the -55°C to +125°C temperature range.

Family Features:

- SCR-latchup-resistant BICMOS process and circuit design
- FCTXXX Types Speed of bipolar FAST*/AS/S
- 64/48-mA output sink current (commercial/extended industrial)
- Output voltage swing limited to 3.7V @ VCC = 5V
- Controlled output-edge rates
- Input/output isolation to VCC
- BiCMOS technology with low quiescent power

TRUTH TABLE

UTPUT ENA	ABLE INPUTS					
OEBA	OEAB	OPERATION				
L	L	B Date to A Bus				
Н	н	A Data to B Bus				
Н	L	Isolation				
L	н	B Data to A Bus, A Data to B Bus,				

H = High level, L = Low level

To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with 10k Ω to 1M Ω resistors.

^{*} FAST is a registered trademark of Fairchild Semiconductor Corp.

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE (VCC)	0.5V to 6V
DC INPUT DIODE CURRENT, IIK (for VI < -0.5V)	20mA
DC OUTPUT DIODE CURRENT, IOK (for VO < -0.5V)	50mA
DC OUTPUT SINK CURRENT per Output Pin, IO	
DC OUTPUT SOURCE CURRENT per Output Pin, IO	
DC VCC CURRENT (ICC)	
DC GROUND CURRENT (IGND)	528mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -55°C to +70°C (PACKAGE TYPE M)	400mW
For TA = +70°C to +125°C (PACKAGE TYPE M)	Derate Linearly at 6mW/°C to 70mW
ODED ATINGTEMPED ATINE DANGE (TA).	
PACKAGE TYPE M	-55°C to +125°C
STORAGE TEMPERATURE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	·
At distance 1/16 in. ± 1/32 in. (1.59mm ± 0.79mm) from case for 10s maximum	
Unit inserted into PC board min, thickness 1/16 in. (1.59mm) with solder contacting lead tips of	

RECOMMENDED OPERATING CONDITIONS:


The following are normal operating ranges for these devices. For maximum reliability, devices should always be operated within these ranges.

	,		LIM	UNITS	
		MIN	MAX		
Supply-Voltage Range, VCC*:	CD74 Series, TA = 0°C to 70°C	.3	4.75	5.25	٧
	CD54 Series, TA = -55°C to +125°C	3 3 T	4.5	5.5	٧
DC Input Voltage, VI	20 3	19 0	0	vcc	٧
DC Output Voltage, VO	(<u>12</u>		0	≤VCC	٧
Operating Temperature, TA			-55	+125	°C
Input Rise and Fall Slew Rate, dt/d	v :		0	10	ns/V

^{*} Unless otherwise specified, all voltages are referenced to ground.



TERMINAL ASSIGNMENT



IEC LOGIC SYMBOL

STATIC ELECTRICAL CHARACTERISTICS

FCT Series: 74FCT Commercial Temperature Range, 0°C to +70°C; VCC max = 5.25V, VCC min = 4.75V 54FCT Extended Industrial Temperature Range, -55°C to +125°C; VCC max = 5.5V, VCC min = 4.5V

		TE	TEST		AMBIENT TEMPERATURE (TA)						
CHARACTERISTICS			CONDITIONS		+25°C		0°C to +70°C		-55°C to +125°C		
		VI (V) IO (mA)	VCC (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
High-Level Input Voitage	VIH			4.5 to 5.5	2	· -,	2		2	••	٧
Low-Level Input Voltage	VIL			4.5 to 5.5	-	8.0	-	0.8	_	0.8	٧
High-Level Output Voltage	VOH	VIH or	-15	MIN	2.4	-	2.4	•	-	-	٧
	VOI1	VIL	-12	MIN	2.4	-	-	·	2.4	_	٧
Low-Level Output Voltage	VOL	VIH or	64	MIN		0.55	-	0.55	-	_	٧
	VOL	VIL	48	MIN	· =	0.55	_	-	-	0.55	٧
High-Level Input Current	ПH	vcc		MAX	-	0.1	-	1	-	1	μА
Low-Level Input Current	IIL.	GND		MAX	-	-0.1	43_	-1	-	-1	μΑ
3-State Leakage Current	IOZH	VCC		МАХ	_	0.5	, <u>P</u>	10	_	10	μА
	IOZL	GND	,	MAX	- 2	-0.5		-10		-10	μA
Short-Circuit Output Current *	IOS	VCC or GND VO = 0		MAX	-60	ow	-60	-	-60	-	mA
Input Clamp Voltage	VIK	VCC or GND	-18	MIN		-1.2	<u>-</u>	-1.2	-	-1.2	٧
Quiescent Supply Current, MSI	ICC	VCC or GND	О	MAX	4	8	-	80	-	500	Ац
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	ΔICC	3.4V†		мах	<u>-</u>	1.6	-	1.6	-	2	mA

^{*} Not more than one output should be shorted at one time. Test duration should not exceed 100ms.

FCT input Loading: All inputs are 1 unit load. Unit load is ΔICC limit specified in Static Characteristics Chart, e.g., 1.6mA max. @ +70°C.

[†] Inputs that are not measured are at VCC or GND.

CD54/74FCT623

Switching Specifications FCT Series tr, tf = 2.5ns, CL = 50pF, RL - See Figure 3

			+25°C	0°C to +70°C		-55°C to +125°C		
PARAMETER	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	MIN	MAX	UNITS
Propagation Delays								
Data to Outputs	tplH, tpHL	5†	5.3	1.5	7	1.5	7.5	ns
Output Disable to Output	tplz, tpHZ	5	5.6	1.5	7.5	1.5	10	ns
Output Enable to Output	tezn, tezi.	5	7.1	1.5	9.5	1.5	10	ns
Power Dissipation Capacitance	C _{PD} §	-			48 Турка	ı	•	рF
Min. (Valley) V _{OHV} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV} See Figure 1	5		0.5 T	ypical at +	-25°C		٧
Max. (Peak) V _{OLP} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Figure 1	5		1 Ty	/pical at +2	25°C		٧
Input Capacitance	Çı	•	-	•	10	•	10	pF
Input/Output Capacitance	CI/O		•	•	15	•	15	pF

† 5V: min. is at 5.5V, max. is at 4.5V.

5V: min. is at 5.25V for 0°C to +70°C, max. is at 4.75V for 0°C to +70°C, typ. is at 5V

 $\$ C_{PD}, measured per function, is used to determine the dynamic power consumption. P_D (per package) = $V_{CC} I_{CC} + \Sigma (V_{CC}^2 I_{CC} + V_{CC}^2 I_{CC}^2 I$

V_{CC} = supply voltage

 ΔI_{CC} = flow through current x unit load


C_L = output load capacitance

D = duty cycle of input high

fo = output frequency

fi = input frequency

PARAMETER MEASUREMENT INFORMATION



NOTES:

- V_{OLP} is measured with respect to a ground reference near the output under test. V_{OHV} is measured with respect to V_{OH}.
- 2. Input pulses have the following characteristics: PRR \leq 1MHz, tr = 2.5ns, tf = 2.5ns, skew 1ns.
- R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1μF capacitor. Scope and probes require 700MHz bandwidth.

FIGURE 1. SIMULTANEOUS SWITCHING TRANSIENT WAVE-FORMS





FIGURE 2. PROPAGATION DELAY TIMES

CD54/74FCT623



TEST	SWITCH POSITION
tPLZ, tPZL, OPEN DRAIN	CLOSED
tPHZ, tPZH, tPLH, tPHL	OPEN

Figure 3 - Three-state propagation delay times and test circuit.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

