FAIRCHILD

SEMICONDUCTOR

DM74ALS533 Octal D-Type Transparent Latch with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight inverting latches of the DM74ALS533 are transparent D-type latches. While the enable (G) is HIGH the Q outputs will follow the complement of the data (D) inputs. When the enable is taken LOW the output will be latched at the complement of the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

April 1984

Revised February 2000


- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly




Ordering Code:

Order Number	Package Number	Package Description
DM74ALS533WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74ALS533N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tana and Bool, Specify	by appending the suffix letter "X" to the ordering code

Connection Diagram





www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions


Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
юн	HIGH Level Output Current		1	-2.6	mA
OL	LOW Level Output Current		-	24	mA
Ŵ	Width of Enable Pulse, HIGH or LOW	15	X		ns
SU	Data Setup Time (Note 2)	15↓			ns
н	Data Hold Time (Note 2)	7↓			ns
Γ _A	Free Air Operating Temperature	0	0	70	°C

Electrical Characteristics


Symbol	Parameter	Condit	ions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5$ V, I _I = -18 mA				-1.5	V
V _{он}	HIGH Level	$V_{CC} = 4.5V$	I _{OH} = -2.6 mA	2.4	3.3		V
	Output Voltage	V _{CC} = 4.5V to 5.5V	$I_{OH} = -400 \ \mu A$	V _{CC} - 2			V
V _{OL}	LOW Level	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	V
	Output Voltage		$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
I	Input Current @ Maximum	(1 - 5 - 5)(1)(1 - 7)(1)	•			0.1	mA
	Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$					mA
ІН	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
0	Output Drive Current	$V_{CC} = 5.5V$	V _O = 2.25V	-30		-112	mA
OZH	OFF-State Output Current	$V_{CC} = 5.5V$	•			20	
	HIGH Level Voltage Applied	$V_0 = 2.7V$				20	μA
OZL	OFF-State Output Current	$V_{CC} = 5.5V$			-20		
	LOW Level Voltage Applied	$V_0 = 0.4V$				-20	μA
сс	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		10	17	mA
		Outputs OPEN	Outputs LOW		17	26	mA
			Outputs Disabled		18.5	28	mA

www.fairchildsemi.com

HiGH-to-LOW Level OutputImage: constraint of the second seco	Symbol	nmended operating free air tempera Parameter	Conditions	From	То	Min	Max	U
LOW-to-HIGH Level Output $R_L = 500\Omega$ $C_L = 50 \text{ pF}$ t_{PHL} Propagation Delay Time LOW-to-HIGH Level Output $C_L = 50 \text{ pF}$ t_{PLH} Propagation Delay Time LOW-to-HIGH Level Output $E_{LOW-to-HIGH Level Output$ t_{PLH} Propagation Delay Time HIGH-to-LOW Level Output $E_{LOW-to-HIGH Level Output$ t_{P2H} Output Enable Time 	t _{PLH}	Propagation Delay Time	$V_{CC} = 4.5V$ to 5.5V	Dete		4	10	
HiGH-to-LOW Level OutputtpLHPropagation Delay Time LOW-to-HIGH Level OutputtpHLPropagation Delay Time HIGH-to-LOW Level OutputtpHLPropagation Delay Time HIGH-to-LOW Level Outputtp2HOutput Enable Time to HIGH Level Outputtp2LOutput Enable Time to LOW Level OutputtpHzOutput Enable Time from HIGH Level OutputtpHzOutput Disable Time from HIGH Level OutputtpLzOutput Disable Time from LOW Level Output <t< td=""><td></td><td>LOW-to-HIGH Level Output</td><td>$R_L = 500\Omega$</td><td>Data</td><td>Any Q</td><td>4</td><td>19</td><td></td></t<>		LOW-to-HIGH Level Output	$R_L = 500\Omega$	Data	Any Q	4	19	
HiGH-to-LOW Level Output Free Drop agation Delay Time LOW-to-HIGH Level Output Enable Any Q 5 23 tpHL Propagation Delay Time Enable Any Q 4 18 tpHL Output Enable Time Output Enable Time Output Control Any Q 4 17 tp2H Output Enable Time to LOW Level Output Output Control Any Q 4 18 tp2L Output Enable Time to LOW Level Output Any Q 4 18 tpHZ Output Enable Time Output Control Any Q 4 18 tpHZ Output Disable Time Output Control Any Q 2 10 tpHZ Output Disable Time Output Any Q 3 16 tpLZ Output Disable Time Output Any Q 3 16	t _{PHL}	Propagation Delay Time	$C_L = 50 \text{ pF}$	Data	Any O	4	12	
LOW-to-HIGH Level Output Enable Any Q 5 23 tpHL Propagation Delay Time Enable Any Q 4 18 tpZH Output Enable Time Output Enable Time Output Enable Time 0utput Enable Time 17 tpZL Output Enable Time to LOW Level Output Any Q 4 18 tpHz Output Enable Time from HIGH Level Output Any Q 4 18 tpHz Output Disable Time from HIGH Level Output Any Q 2 10 tpHz Output Disable Time from LOW Level Output Any Q 3 16		HIGH-to-LOW Level Output		Data	Any Q	4	15	
tpHL Propagation Delay Time HIGH-to-LOW Level Output tpZH Output Enable Time to HIGH Level Output tpZL Output Enable Time to LOW Level Output tpZL Output Enable Time to LOW Level Output tpZL Output Disable Time from HIGH Level Output tpLz Output Disable Time from LOW Level Output tpLz Output Disable Time from LOW Level Output	t _{PLH}	Propagation Delay Time		Enable	Any O	5	23	
HigH-to-LOW Level Output HigH-to-LOW Level Output tp2H Output Enable Time to HIGH Level Output Output Enable Time to LOW Level Output tp1Z Output Enable Time to LOW Level Output Output Enable Time from HIGH Level Output tpHZ Output Disable Time from LOW Level Output Output Control tpLZ Output Disable Time from LOW Level Output Output Control tpLZ Output Disable Time from LOW Level Output Any Q tpLZ Output Disable Time from LOW Level Output Any Q		LOW-to-HIGH Level Output		LINDIC	Any Q	5	25	
Inicitive of the control of the contrecontrol of the control of the control of t	t _{PHL}			Enable	Anv Q	4	18	
12.11 to HIGH Level Output to HIGH Level Output tp2L Output Enable Time to LOW Level Output tpHZ Output Disable Time from HIGH Level Output tpLZ Output Disable Time from LOW Level Output tpLZ Output Disable Time from LOW Level Output output Any Q tpLZ Output Disable Time from LOW Level Output					, _			
to HIGH Level Output Control Control Control Control tpzL Output Enable Time to LOW Level Output Output Control Any Q 4 18 tpHz Output Disable Time from HIGH Level Output Output Control Any Q 2 10 tpLz Output Disable Time from LOW Level Output Output Control Any Q 3 16	t _{PZH}			-	Anv Q	4	17	
to LOW Level Output Control Any Q 4 18 tpHz Output Disable Time from HIGH Level Output Output to LOW Level Output Output control Any Q 2 10 tpLz Output Disable Time from LOW Level Output Output control Any Q 3 16				Control	, =			
to LOW Level Output Control Control Control Control tpHz Output Disable Time from HIGH Level Output Output Control Any Q 2 10 tpLz Output Disable Time from LOW Level Output Output Control Any Q 3 16	t _{PZL}			-	Any Q	4	18	
from HIGH Level Output Control Any Q 2 10 tpLz Output Disable Time from LOW Level Output Output Control Any Q 3 16					, =			
from HIGH Level Output Control Control Control Control tpLz Output Disable Time from LOW Level Output Output Any C 3 16	t _{PHZ}			Output	Any Q	2	10	
tpLz Output Disable Time from LOW Level Output Output Control Any 0 3 16				Control	A			
trom LOW Level Output	t _{PLZ}			Output	Any Q	3	16	
漫 子 ^法 an . C f		trom LOW Level Output		Control				1
			5	com	.CI			
				com				



DM74ALS533 Octal D-Type Transparent Latch with 3-STATE Outputs



www.fairchildsemi.com