PRELIMINARY

Integrated Circuit Systems, Inc.

ICS84324
CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

GENERAL DESCRIPTION

ICS
HiPerClockS™

The ICS84324 is a Crystal-to-3.3V LVPECL Frequency Synthesizer with Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. Output frequency can be programmed using frequency select pins. The low phase noise characteristics of the ICS84324 make it an ideal clock source for Fibre Channel 1 and Gigabit Ethernet applications.

FEATURES

- 6 differential 3.3V LVPECL outputs

- Crystal oscillator interface

- Output frequency range: 53.125MHz to 125MHz

- Crystal input frequency: 25MHz and 25.5MHz

- RMS phase jitter at 106.25MHz, using a 25.5MHz crystal (637KHz to 10Mhz): 2.69ps

- Phase noise:

Offset	Noise Power
100Hz	-96 dBc/Hz
1KHz	-115 dBc/Hz
10KHz	-125 dBc/Hz
100KHz	-127 dBc/Hz

- 3.3V supply voltage

- 0°C to 70°C ambient operating temperature

- Industrial termperature information available upon request

FUNCTION TABLE

Inputs			XTAL	Output Frequency
MR	F_SEL1	F_SEL0		F_OUT
1	X	X		LOW
0	0	0	25.5MHz	53.125MHz
0	0	1	25.5MHz	106.25MHz
0	1	0	25MHz	62.5MHz
0	1	1	25MHz	125MHz

BLOCK DIAGRAM

PIN ASSIGNMENT

ICS84324
24-Lead, 300-MIL SOIC
7.5mm x 15.33mm x 2.3mm body package
M Package
Top View

Integrated
Circuit
Systems, Inc.

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.
11, 12	Q5, nQ5	Output		Differential output pair. LVPECL interface levels.
13, 24	V_{CCO}	Power		Output supply pins.
16	V_{CC}	Power		Core supply pin.
14, 18	V_{EE}			Negative supply pins.
15	PLL_SEL	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When HIGH, selects PLL. When LOW, selects XTAL1, XTAL2. LVCMOS / LVTTL interface levels.
17	V_{CCA}	Power		Analog supply pin.
19, 20	XTAL2, XTAL1	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
21	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
22	F_SEL1	Input	Pulldown	Feedback frequency select pin. LVCMOS / LVTTL interface levels.
23	F_SEL0	Input	Pullup	Output frequency select pin. LVCMOS / LVTTL interface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance			4		pF
R_{PULLUP}	Input Pullup Resistor			51		KΩ
$R_{PULLDOWN}$	Input Pulldown Resistor			51		KΩ

Integrated
Circuit
Systems, Inc.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_I -0.5V to V_{CC} + 0.5V

Outputs, I_O
  Continuous Current   50mA
  Surge Current   100mA

Package Thermal Impedance, θ_{JA} 50°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0°C$ TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V_{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I_{EE}	Power Supply Current			135		mA
I_{CCA}	Analog Supply Current			20		mA

TABLE 3B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0°C$ TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	PLL_SEL, MR, F_SEL0, F_SEL1		2		V_{CC} + 0.3	V
V_{IL}	Input Low Voltage	PLL_SEL, MR, F_SEL0, F_SEL1		-0.3		0.8	V
I_{IH}	Input High Current	MR, F_SEL1	$V_{CC} = V_{IN} = 3.465V$			150	μA
		PLL_SEL, F_SEL0	$V_{CC} = V_{IN} = 3.465V$			5	μA
I_{IL}	Input Low Current	MR, F_SEL1	$V_{CC} = 3.465V$, $V_{IN} = 0V$	-5			μA
		PLL_SEL, F_SEL0	$V_{CC} = 3.465V$, $V_{IN} = 0V$	-150			μA

TABLE 3C. LVPECL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0°C$ TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		V_{CCO} - 1.4		V_{CCO} - 1.0	V
V_{OL}	Output Low Voltage; NOTE 1		V_{CCO} - 2.0		V_{CCO} - 1.7	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to V_{CCO} - 2V.

Integrated
Circuit
Systems, Inc.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		25		25.5	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

TABLE 5. AC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0°C$ TO $70°C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F_{OUT}	Output Frequency		53.125		125	MHz
$t$sk(o)	Output Skew; NOTE 1, 2			TBD		ps
t_R	Output Rise Time	20% to 80%	200		650	ps
t_F	Output Fall Time	20% to 80%	200		650	ps
odc	Output Duty Cycle			50		%
t_{PW}	Output Pulse Width		$t_{PERIOD}/2$ - TBD		$t_{PERIOD}/2$ + TBD	ps
t_{LOCK}	PLL Lock Time				1	ms

See Parameter Measurement Information section.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at $V_{CCO}/2$.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

TYPICAL PHASE NOISE AT 106.25MHz
USING A 25.5MHz QUARTZ CRYSTAL

637KHz to 10MHz, 2.69ps

PARAMETER MEASUREMENT INFORMATION

$V_{CC}, V_{CCA} = 2V$

LVPECL

$Z = 50\Omega$ — Qx

$Z = 50\Omega$ — nQx

SCOPE

50Ω

50Ω

$V_{EE} = -1.3V \pm 0.165$

3.3V OUTPUT LOAD AC TEST CIRCUIT

nQx
Qx
nQy
Qy

$t$sk(o)

OUTPUT SKEW

nQ0:nQ5
Q0:Q5

Pulse Width

t_{PERIOD}

$$odc = \frac{t_{PW}}{t_{PERIOD}}$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

80%   80%

Clock
Outputs   20% t_R t_F 20%

OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS84324 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC}, V_{CCA} and V_{CCO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 2* illustrates how a 24Ω resistor along with a 10µF and a .01µF bypass capacitor should be connected to each V_{CCA} pin.

FIGURE 2. POWER SUPPLY FILTERING

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

$$RTT = \left[\frac{1}{(V_{OH} + V_{OL} / V_{CC} - 2) - 2} \right] Z_O$$

FIGURE 3A. LVPECL OUTPUT TERMINATION

FIGURE 3B. LVPECL OUTPUT TERMINATION

PRELIMINARY

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

Integrated
Circuit
Systems, Inc.

CRYSTAL INPUT INTERFACE

A crystal can be characterized for either series or parallel mode operation. The ICS84324 has a built-in crystal oscillator circuit. This interface can accept either a series or parallel crystal without additional components and generate frequencies with accuracy suitable for most applications. Additional accuracy can be achieved by adding two small capacitors C1 and C2 as shown in *Figure 4*.


Figure 4. CRYSTAL INPUT INTERFACE

SCHEMATIC EXAMPLE

Figure 5A shows a schematic example of using an ICS84324. In this example, the input is a 25MHz parallel resonant crystal with load capacitor CL=18pF. The frequency fine tuning capacitors C1 and C2 is 22pF and 18pF respectively. This example also shows logic control input handling. The configuration is set at F_SEL[1:0]=11 therefore the output frequency is 125MHz. It is recommended to have one decouple capacitor per power pin. Each decoupling capacitor should be located as close as possible to the power pin. The low pass filter R7, C11 and C16 for clean analog supply should also be located as close to the V_{CCA} pin as possible.


FIGURE 5A. ICS84324 SCHEMATIC EXAMPLE

PRELIMINARY

Integrated
Circuit
Systems, Inc.

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C14 and C15, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the V_{CCA} pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50Ω output traces should have the same length.

- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.

- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.

- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.

- Make sure no other signal traces are routed between the clock trace pair.

- The matching termination resistors should be located as close to the receiver input pins as possible.

CRYSTAL

The crystal X1 should be located as close as possible to the pins 20 (XTAL1) and 19(XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.


FIGURE 5B. PCB BOARD LAYOUT FOR ICS84324

Integrated
Circuit
Systems, Inc.

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS84324.
Equations and example calculations are also provided.

1. Power Dissipation.
The total power dissipation for the ICS84324 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)$_{MAX}$ = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 135mA = **468mW**

- Power (outputs)$_{MAX}$ = **30.2mW/Loaded Output pair**
  If all outputs are loaded, the total power is 6 * 30.2mW = **181mW**

  Total Power$_{\_MAX}$ (3.465V, with all outputs switching) = 468mW + 181mW = **649mW**

2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd\_total + T_A$

Tj = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 43°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

70°C + 0.649W * 43°C/W = 98°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 24-PIN SOIC, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	**200**	**500**
Multi-Layer PCB, JEDEC Standard Test Boards	50°C/W	43°C/W	38°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

PRELIMINARY

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

Integrated
Circuit
Systems, Inc.

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in *Figure 6.*

FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CCO} - 2V.

- For logic high, $V_{OUT} = V_{OH\_MAX} = \mathbf{V_{CCO\_MAX} - 1.0V}$

  $(V_{CCO\_MAX} - V_{OH\_MAX}) = \mathbf{1.0V}$

- For logic low, $V_{OUT} = V_{OL\_MAX} = \mathbf{V_{CCO\_MAX} - 1.7V}$

  $(V_{CCO\_MAX} - V_{OL\_MAX}) = \mathbf{1.7V}$

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

Pd_H = $[(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) =$
$[(2V - 1V)/50Ω] * 1V = \mathbf{20.0mW}$

Pd_L = $[(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) =$
$[(2V - 1.7V)/50Ω] * 1.7V = \mathbf{10.2mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30.2mW**

PRELIMINARY

Integrated
Circuit
Systems, Inc.

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

RELIABILITY INFORMATION

TABLE 7. θ_{JA} VS. AIR FLOW TABLE FOR 24 LEAD SOIC

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	**200**	**500**
Multi-Layer PCB, JEDEC Standard Test Boards	50°C/W	43°C/W	38°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS84324 is: 3500

PRELIMINARY

Integrated
Circuit
Systems, Inc.

ICS84324
CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER WITH FANOUT BUFFER

PACKAGE OUTLINE - M SUFFIX FOR 24 LEAD SOIC

TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	Minimum	Maximum
N	24	
A	--	2.65
A1	0.10	--
A2	2.05	2.55
B	0.33	0.51
C	0.18	0.32
D	15.20	15.85
E	7.40	7.60
e	1.27 BASIC	
H	10.00	10.65
h	0.25	0.75
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-013, MO-119

Integrated
Circuit
Systems, Inc.

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS84324EM	ICS84324EM	24 Lead SOIC	30 per tube	0°C to 70°C
ICS84324EMT	ICS84324EM	24 Lead SOIC on Tape and Reel	1000	0°C to 70°C