INTEGRATED CIRCUITS

DATA SHEET



FBL2041 FBL2041I

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

Product specification Supersedes data of 1998 May 11 IC23 Data Handbook





3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

FEATURES

- 7-bit BTL transceiver
- Separate I/O on TTL A-port
- Inverting
- Three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- · Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Controlled output ramp and multiple GND pins minimize ground bounce
- Each BTL driver has a dedicated Bus GND for a signal return
- Glitch-free power up/power down operation
- Low I_{CC} current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flatpack
- 5V compatible I/O on A-port
- Industrial temperature range option available as FBL2041I

DESCRIPTION

The FBL2041/FBL2041I is a 7-bit bidirectional BTL transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. The FBL2041 is an inverting transceiver.

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The FBL2041/FBL2041I is pin and function compatible with FB2041 but operates at a 3.3V supply voltage, greatly reducing power consumption.

The B-port interfaces to "Backplane Transceiver Logic" (See the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1Vp-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

There are three separate pairs of driver enables in a 1 bit, 3 bit, 3 bit arrangement. The TTL/BTL output drivers for bit 0 are enabled with OEA1/OEB1, output drivers for bits 1–2–3 are enabled with OEA2/OEB2 and output drivers for bits 4–5–6 are enabled with OEA3/OEB3.

The A-port operates at TTL levels with separate I/O. The 3-state A-port drivers are enabled when OEAn goes High after an extra 6ns delay which is built in to provide a break-before-make function. When OEAn goes Low, A-port drivers become High impedance without any extra delay. During power on/off cycles, the A-port drivers are held in a High impedance state when V_{CC} is below 1.3V.

The B-port has an output enable, OEB0, which affects all seven drivers. When OEB0 is High and OEBn is Low the output driver will be enabled. When OEB0 is Low or if OEBn is High, the B-port drivers will be inactive and at the level of the backplane signal.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 3.3V level while V_{CC} is Low. If live insertion is not a requirement, the BIAS V pin should be tied to a V_{CC} pin.

The LOGIC GND and BUS GND pins are isolated in the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble-shoot.

JTAG boundary scan functionality is provided as an option with signals TMS, TCK, TDI and TDO. When this option is not present, TMS and TCK are no-connects (no bond wires) and TDI and TDO are shorted together internally.

QUICK REFERENCE DATA

SYMBOL	PAF	RAMETER	TYPICAL	UNIT			
t _{PLH} t _{PHL}	•	Propagation delay AIn to Bn					
t _{PLH}	•	Propagation delay Bn to AOn					
C _{OB}	Output capac	Output capacitance (BO - B6 only)					
I _{OL}	Output curr	ent (BO - B6 only)	100	mA			
		Standby	5.2				
	Supply Current	Aln to Bn (outputs Low or High)	3.2	m _A			
Icc	Supply Current	Bn to AOn (outputs Low)	13.5] ""			
		Bn to AOn (outputs High)	10.7	7			


ORDERING INFORMATION

PACKAGE	COMMERCIAL RANGE $V_{CC} = 3.3V\pm10\%$; $T_{amb} = 0$ to +70°C	INDUSTRIAL RANGE V _{CC} = 3.3V±10%; T _{amb} = -40 to +85°C	DWG No.
52-pin Plastic Quad Flatpack	FBL2041 BB	FBL2041I BB	SOT379-1

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
AI0 – AI6	51, 2, 3, 8, 9, 14, 18	Input	Data inputs (TTL)
AO0 – AO6	50, 52, 4, 6, 10, 12, 16	Output	3-State outputs (TTL)
B0 – B6	40, 38, 36, 34, 32, 30, 28	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
OEB0	46	Input	Enables the Bn outputs when High
OEB1	45	Input	Enables the B0 output when Low
OEB2	25	Input	Enables the B1 – B3 outputs when Low
OEB3	26	Input	Enables the B4 – B6 outputs when Low
OEA1	47	Input	Enables the A0 outputs when High
OEA2	20	Input	Enables the A1 – A3 outputs when High
OEA3	24	Input	Enables the A4 – A6 outputs when High
BUS GND	41, 39, 37, 35, 33, 31, 29	GND	Bus ground (0V)
LOGIC GND	1, 5, 7, 11, 13, 15, 19	GND	Logic ground (0V)
BUS V _{CC}	23, 43	Power	Positive supply voltage
LOGIC V _{CC}	17, 49	Power	Positive supply voltage BAND GAP
BIAS V	48	Power	Positive supply voltage
TMS	42	Input	Test Mode Select (no-connect)
TCK	44	Input	Test Clock (no-connect)
TDI	22	Input	Test Data In (shorted to TDO)
TDO	21	Output	Test Data Out (TDI)
N/C	27	_	Not connected

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

FUNCTION TABLE

MODE					INPUTS					OUT	UTS
MODE	Aln	Bn*	OEB0	OEB1	OEB2	OEB3	OEA1	OEA2	OEA3	AOn	Bn*
	L	_	Н	L	L	L	L	L	L	Z	H**
Aln to Bn	Н	_	Н	L	L	L	L	L	L	Z	L
	L	_	Н	L	L	L	Н	Н	Н	L	H**
	Н	_	Н	L	L	L	Н	Н	Н	Н	L
	L	_	Н	L	Х	X	L	L	L	Z	H**
Al0 to BO	Н	_	Н	L	Х	Х	L	L	L	Z	L
	L	_	Н	L	Х	Х	Н	Н	Н	L	H**
	Н		Н	L	Х	Х	Н	Н	Н	Н	L
	L	_	Н	Х	L	Х	L	L	L	Z	H*
AI1 – AI3 to B1 – B3	Н	_	Н	Х	L	Х	L	L	L	Z	L
	L	_	Н	Х	L	Х	Н	Н	Н	L	H**
	Н	_	Н	Х	L	Х	Н	Н	Н	Н	L
	L	_	Н	Х	Х	يو ا	±	L	L	Z	H*
$AI4 - AI6$ to $\overline{B4} - \overline{B6}$	Н	_	Н	Х	X	41	L	L	L	Z	L
	L	_	Н	Х	XX	Jar.	H	Н	Н	L	H*
	Н	_	Н	X	X	4	Н	Н	Н	Н	L
Disable Bn outputs	Х	Х	L	X	X	X	Х	Х	Х	X	H*
	Х	Х	X	Н	H	Н	Х	Х	Х	Х	H*
Disable B0 outputs	Х	X	Н	Н	X	Х	Х	Х	Х	Х	H*
Disable B1 – B3 outputs	X	Х	Н	X	Н	Х	Х	Х	Х	Х	H*
Disable B4 – B6 outputs	X	X	Н	Х	Х	Н	Х	Х	Х	Х	H*
	X	L	L	Х	Х	Х	Н	Н	Н	Н	Inp
Bn to AOn	X	Н	L	Х	Х	Х	Н	Н	Н	L	Inp
	X	L	Х	Н	Н	Н	Н	Н	Н	Н	Inp
	X	Н	Х	Н	Н	Н	Н	Н	Н	L	Inp
	X	L	L	Х	Х	Х	Н	Х	Х	Н	Inp
B0 to AO0	Х	Н	L	Х	Х	Х	Н	Х	Х	L	Inp
	Х	L	Х	Н	Н	Н	Н	Х	Х	Н	Inp
	Х	Н	Х	Н	Н	Н	Н	Х	Х	L	Inp
	Х	L	L	Х	Х	Х	Х	Н	Х	Н	Inp
B1 – B3 to AO1 – AO3	Х	Н	L	Х	Х	Х	Х	Н	Х	L	Inp
	Х	L	Х	Н	Н	Н	Х	Н	Х	Н	Inp
	Х	Н	Х	Н	Н	Н	Х	Н	Х	L	Inp
	Х	L	L	Х	Х	Х	Х	Х	Н	Н	Inp
B4 – B6 to AO4 – AO6	Х	Н	L	Х	Х	Х	Х	Х	Н	L	Inp
	Х	L	Х	Н	Н	Н	Х	Х	Н	Н	Inp
	Х	Н	Х	Н	Н	Н	Х	Х	Н	L	Inp
Disable AOn outputs	Х	Х	Х	Х	Х	Х	L	L	L	Z	X
Disable AO0 outputs	Х	Х	Х	Х	Х	Х	L	Х	Х	Z	Х
Disable AO1 – AO3 outputs	Х	Х	Х	Х	Х	Х	Х	L	Х	Z	Х
Disable AO4 – AO6 outputs	Х	Х	Х	Х	Х	Х	Х	Х	L	Z	Х

NOTES:

 High voltage level L = Low voltage level X = Don't care


Z = High-impedance (OFF) state — = Input not externally driven H** = Goes to level of pull-up voltage

= Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

LOGIC DIAGRAM



3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

ABSOLUTE MAXIMUM RATINGSOperation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETE	R	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +4.6	V	
V	lanutualtaga	AI0 – AI6, OEB0, OEBn, OEAn	-0.5 to +7.0	
V _{IN}	Input voltage	B 0 – B 6	-0.5 to +3.5	V
I _{IN}	Input current	V _{IN} < 0	-50	
V _{OUT}	Voltage applied to output in High output state		-0.5 to +7.0	V
	Current applied to output in	AO0 – AO6	64, –64	A
lout	Low output state/High output state	<u>B0</u> – <u>B6</u>	200	mA
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER			MERCIAL L C = 3.3V±10 nb = 0 to +7		INDU V _C	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{CC}	Supply voltage		3.0	3.3	3.6	3.0	3.3	3.6	V
	l link lavelingut valtage	Except B0-B6			7	2.0			V
V_{IH}	High-level input voltage	B0 – B6	1.62	1.55		1.62	1.55		V
	Law law line wheels	Except B0-B6			0.8			0.8	V
V_{IL}	Low-level input voltage	B0 – B6			1.47			1.47	V
I _{IK}	Input clamp current				-18			-18	mA
I _{OH}	High-level output current	AO0 – AO6			-32			-32	mA
		AO0 – AO6			+32			+32	А
l _{OL}	Low-level output current	B0 – B6			100			100	mA
C _{OB}	Output capacitance on B port		6	7		6	7	pF	
T _{amb}	Operating free-air temperature ra	perating free-air temperature range				-40		+85	°C

LIVE INSERTION SPECIFICATIONS

SYMBOL		PARAMETER		LIMITS		UNIT
STWIBUL		PARAMETER	MIN	TYP	MAX	UNII
V _{BIASV}	Bias pin voltage	Voltage difference between the Bias voltage and V_{CC} after the PCB is plugged in.	_	-	0.5	V
	$V_{CC} = 0 \text{ V, Bias V} = 3.6 \text{V}$				1.2	mA
I _{BIASV}	Bias pin (I _{BIASV}) input DC current	V _{CC} = 3.3V, Bias V = 3.6V			10	μΑ
V _{Bn}	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0$ V, Bias V = 3.3V	1.62		2.1	V
I _{LM}	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$, Bias V = 1.3 to 2.5V			1	μΑ
I _{HM}	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$, Bias V = 3 to 3.6V	-1			μΑ
I _{Bn} PEAK	Peak bus current during insertion	$V_{CC} = 0$ to 3.3V, $\overline{B0} - \overline{B8} = 0$ to 2.0V, Bias V = 2.7 to 3.6V, OEB0 = 0.8V, $t_r = 2$ ns			10	mA
I OEE	Power up ourront	$V_{CC} = 0$ to 3.3V, OEB0 = 0.8V			100	
I _{OL} OFF	Power up current	$V_{CC} = 0$ to 1.2V, OEB0 = 0 to 5V			100	μΑ
t _{GR}	Input glitch rejection	V _{CC} = 3.3V	1.0	1.35		ns

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

CVMDC	DADAME	TED	TEST CONDITIONS?		LIMITS		UNIT
SYMBOL	PARAME	IER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	UNII
I _{OH}	High level output current	B0 – B6	V _{CC} = MAX, V _{IL} = MAX, V _{OH} = 1.9V			100	μА
	Davis off autout access	B0 – B6	V _{CC} = 0V, V _{IL} = MAX, V _{OH} = 1.9V			100	μА
I _{OFF}	Power-off output current	B0 – B0	V _{CC} = 0V, V _{IL} = MAX, V _{OH} = 1.9V @ 85°C			300	μА
			$V_{CC} = MIN \text{ to MAX}; I_{OH} = -100\mu\text{A}$	V _{CC} -0.2			٧
V_{OH}	High-level output voltage	AO0 – AO6 ³	V _{CC} = MIN; I _{OH} = -8mA	2.4			V
	Vollage		V _{CC} = MIN; I _{OH} = -32mA	2.0			٧
		400 4003	V _{CC} = MIN; I _{OL} = 16mA			0.4	٧
V_{OL}	Low-level output voltage	AO0 – AO6 ³	V _{CC} = MIN; I _{OL} = 32mA			0.5	٧
		DO DO	V _{CC} = MIN, I _{OL} = 4mA	0.5			
		<u>B0</u> – <u>B6</u>	V _{CC} = MIN, I _{OL} = 100mA	0.75	1.0	1.20	1 '
V _{IK}	Input clamp voltage	•	$V_{CC} = MIN, I_I = I_{IK} = -18mA$		-0.85	-1.2	٧
		Control pins	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND			±1.0	
	land balana areas	Control/ AI0 - AI6	$V_{CC} = 0V \text{ or } 3.6V; V_I = 5.5V$	-		10	1 ,
t _l	Input leakage current	AI0 – AI6	$V_{CC} = 3.6 \text{V}; V_{I} = V_{CC}$			1	μΑ
		Note 4	$V_{CC} = 3.6V; V_{I} = 0V$			-5	1
			$V_{CC} = MAX, V_I = 1.9V$			100	μА
I_{IH}	High-level input current	B0 – B6	$V_{CC} = MAX$, $V_I = 3.5V$, note 5	100			mA
			V _{CC} = MAX; V _I = 3.75V @ -40°C	100			mA
I _{IL}	Low-level input current	B0 – B6	$V_{CC} = MAX, V_I = 0.75V$			-100	μА
I _{OZH}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_{O} = 3V$			5	μА
I _{OZL}	Off-state output current	AO0 – AO6	$V_{CC} = MAX, V_O = 0.5V$			-5	μΑ
		I _{CCZ}	V _{CC} = MAX		5.2	13.5	
	Committee annual of the to 15	I _{CCB}	V _{CC} = MAX, outputs Low or High		3.2	9.0	1
Icc	Supply current (total)	I _{CCL}	V _{CC} = MAX, outputs Low		13.5	19.5	mA
		I _{CCH}	V _{CC} = MAX, outputs High		10.7	16.0	1

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at V_{CC} = 3.3V, T_A = 25°C.
 Due to test equipment limitations, actual test conditions are V_{IH} = 1.8V and V_{IL} = 1.3V for the B side.
- Unused pins are at V_{CC} or GND.
 For B port input voltage between 3 and 5 volt; I_{IH} will be greater than 100mA but the part will continue to function normally (clamping circuit is active).

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I

AC ELECTRICAL CHARACTERISTICS

						A PORT	LIMITS			
		TEST	T _{ar}	_{nb} = +25	°C,		2041 ERCIAL	INDUS	2041I STRIAL	
SYMBOL	PARAMETER	CONDITION	$V_{cc} = 3.3V$, $C_L = 50pf$, $R_L = 500\Omega$			$V_{CC} = 3.$	to +70°C, 3V±10%, R _L = 500Ω	$T_{amb} = -40$ $V_{CC} = 3.$ $C_L = 50pF,$	UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay, Bn to AOn	Waveform 1, 2	3.9 4.0	4.8 4.9	5.8 6.0	3.7 3.8	6.4 6.7	2.8 2.7	6.9 7.0	ns
t _{PZH} t _{PZL}	Output enable time, OEA to AOn	Waveform 4, 5	5.3 2.4	6.6 4.4	8.0 8.0	5.0 2.1	8.6 8.5	4.5 1.1	9.0 9.0	ns
t _{PHZ}	Output disable time, OEA to AOn	Waveform 4, 5	3.5 2.3	4.8 3.1	6.0 3.9	3.4 2.2	6.5 4.3	2.7 1.4	7.0 4.7	ns
t _{TLH} t _{THL}	Transition time, AOn Port (10% to 90% or 90% to 10%)	Test Circuit and Waveforms	0.7 0.5	1.8 1.6	3.0 2.0	0.7 0.5	3.0 2.0	0.7 0.5	3.0 2.0	ns
t _{SK} (o)	Output skew between receivers in same package ¹	Waveform 3		0.7		32.18	1.5		1.5	ns
			36.73							
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb} = +25^{\circ}C,$ $V_{CC} = 3.3V,$ $C_{D} = 30pF, R_{U} = 9\Omega$				to +70°C, 3V±10%, -, R _U = 9Ω	$T_{amb} = -40$ $V_{CC} = 3.$ $C_D = 30pH$	UNIT	
t _{PLH} t _{PHL}	Propagation delay, Aln to Bn	Waveform 1, 2	3.3 2.7	4.2 3.5	5.2 4.5	2.9 2.5	6.0 5.0	1.8 1.7	6.7 5.6	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	4.0 3.4	4.9 4.3	5.8 5.3	3.6 3.1	6.6 6.0	2.8 2.5	7.1 6.4	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.2 2.9	5.1 3.8	6.1 4.7	3.9 2.6	6.9 5.5	2.9 1.9	7.3 6.0	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.2 0.4	2.4 0.9	3.0 1.5	1.2 0.4	3.0 1.5	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3			1.5		1.5		1.5	ns
SYMBOL	PARAMETER	TEST CONDITION	R	_U = 16.5	Ω	R _U =	16.5Ω	R _U =	16.5Ω	UNIT
t _{PLH} t _{PHL}	Propagation delay, Aln to Bn	Waveform 1, 2	3.3 2.7	4.2 3.6	5.1 4.5	3.0 2.5	6.0 5.0	1.8 1.7	6.7 5.6	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB0 to Bn	Waveform 2	4.0 3.4	4.9 4.3	5.8 5.3	3.6 3.1	6.6 6.0	2.7 2.5	7.1 6.4	ns
t _{PLH} t _{PHL}	Enable/disable time, OEB1 to Bn	Waveform 1	4.2 2.9	5.1 3.8	6.1 4.7	3.9 2.6	6.8 5.5	3.0 1.9	7.3 6.0	ns
t _{TLH} t _{THL}	Transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.2 0.4	2.4 0.9	3.0 1.5	1.2 0.4	3.0 1.5	1.2 0.4	3.0 1.5	ns
t _{SK} (o)	Output skew between drivers in same package ¹	Waveform 3			1.5		1.5		1.5	ns


NOTES:

Itp_Nactual – t_{PM}actual | for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).


3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I


AC WAVEFORMS $V_M = 1.55V$ for \overline{Bn} , $V_M = 1.5V$ for all others.




Waveform 1. Propagation Delay for Data or **Output Enable to Output**




Waveform 2. Propagation Delay for Data or **Output Enable to Output**



Waveform 3. Output Skews



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

3.3V BTL 7-bit Futurebus+ transceiver (standard A-port)

FBL2041 FBL2041I


TEST CIRCUIT AND WAVEFORMS




Test Circuit for 3-State Outputs on A Port

SWITCH POSITION FOR ALL A-PORTS

TEST	SWITCH
t _{PLH} , t _{PHL}	OPEN
t _{PLZ,} t _{PZL}	CLOSED
t _{PHZ} , t _{PZH}	GND



Test Circuit for Outputs on B Port



 $V_{M} = 1.55V$ for \overline{Bn} , $V_{M} = 1.5V$ for all others. Input Pulse Definitions

Family						
FB+	Amplitude	Low V	Rep. Rate	t _{TLH}	t _{THL}	
A Port	3.0V	0.0V	1MHz	500ns	2.5ns	2.5ns
B Port	2.0V	1.0V	1MHz	500ns	2.5ns	2.5ns

DEFINITIONS:

R_L = Load Resistor; see AC CHARACTERISTICS for value.

 L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

CD = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_U = Pull up resistor; see AC CHARACTERISTICS for value.


SG00090

3.3V BTL 7-bit Futurebus+ transceiver (standard A port)

FBL2041 FBL2041I

QFP52: plastic quad flat package; 52 leads (lead length 1.6 mm); body 10 x 10 x 2.0 mm

SOT379-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.45	0.45 0.25	2.10 1.95	0.25	0.38 0.22	0.23 0.13	10.1 9.9	10.1 9.9	0.65	13.45 12.95	13.45 12.95	1.60	0.95 0.65	0.20	0.12	0.10	1.24 0.95	1.24 0.95	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT379-1		MO-108				-95-02-04- 97-08-04

3.3V BTL 7-bit Futurebus+ transceiver (standard A port)

FBL2041 FBL2041I

Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 11-99

Document order number: 9397 750 06597

Let's make things better.





