

ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

GENERAL DESCRIPTION



The ICS84330-01 is a general purpose, single output high frequency synthesizer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The VCO operates at a frequency range of 200MHz to 700MHz. The VCO


and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and 8. Output frequency steps from 250KHz to 2MHz can be achieved using a 16MHz crystal depending on the output divider setting.

FEATURES

- Fully integrated PLL, no external loop filter requirements
- 1 differential 3.3V LVPECL output
- Crystal oscillator interface range: 10MHz to 25MHz
- Output frequency range: 25MHz to 700MHz
- VCO range: 200MHz to 700MHz
- Parallel or serial interface for programming M and N dividers during power-up
- RMS Period jitter: TBD
- Cycle-to-cycle jitter: 15ps (typical)
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Pin compatible with the SY89430V

BLOCK DIAGRAM

PIN ASSIGNMENT



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

FUNCTIONAL DESCRIPTION

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.

The ICS84330-01 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 200MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency divided by 16 by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the ICS84330-01 support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP_LOAD input is LOW. The data on inputs M0 through M8 and

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as $100 \le M \le 350$. The frequency out is defined as follows:

follows: fout = $\frac{\text{fVCO}}{\text{N}} = \frac{\text{fxtal}}{16} \times \frac{2\text{M}}{\text{N}}$

Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the M divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows:

T2	T1	TO	TEST Output	fOUT
0	0	0	Shift Register Out	fOUT
0	0	1	High	fOUT
0	1	0	PLL Reference Xtal ÷ 16	fOUT
0	1	1	(VCO ÷ M) /2 (non 50% Duty M divider)	fOUT
1	0	0	fOUT LVCMOS Output Frequency < 200MHz	fOUT
1	0	1	Low	fOUT
1	1	0	(S_CLOCK ÷ M) /2 (non 50% Duty Cycle M divider)	S_CLOCK ÷ N divider
1	1	1	fOUT ÷ 4	fOUT




FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

TABLE 1. PIN DESCRIPTIONS

Name	Ту	/pe	Description
V _{cc}	Power		Core supply pins.
V _{CCA}	Power		Analog supply pin for the PLL.
V _{EE}	Power		Negative supply pins.
V _{cco}	Power		Output supply pin.
nc	Unused		Do not connect.
XTAL1, XTAL2	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
nP_LOAD	Input	Pullup	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divide value. LVCMOS / LVTTL interface levels.
S_CLOCK	Input	Pulldown	Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.
S_LOAD	Input	Pulldown	Controls transition of data from shift register into the M divider. LVCMOS / LVTTL interface levels.
M0, M1, M2 M3, M4, M5 M6, M7, M8	Input	Pullup	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels.
N0, N1	Input	Pullup	Determines N output divider value as defined in Table 3C Function Table. LVCMOS / LVTTL interface levels.
TEST	Output		Test output which is used in the serial mode of operation. LVCMOS / LVTTL interface levels.
nFOUT, FOUT	Output		Differential output for the synthesizer. 3.3V LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

TABLE 3A. PARALLEL AND SERIAL MODE FUNCTION TABLE

			Inputs			Conditions		
nP_LOAD	М	N	S_LOAD	S_CLOCK	S_DATA	Conditions		
Χ	Х	Х	Х	Х	Х	Reset. M and N bits are all set HIGH.		
L	Data	Data	Х	Х	Х	Data on M and N inputs passed directly to M divider and N output divider. TEST mode 000.		
1	Data	Data	Х	X	Х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.		
Н	Х	Х	L	↑	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.		
Н	Х	Х	↑	L	Data	Contents of the shift register are passed to the M divider and N output divider.		
Н	Х	Х	\downarrow	L	Data	M divide and N output divide values are latched.		
Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.		
Н	Х	Х	Н	1	Data	S_DATA passed directly to M Divider as it is clocked.		
H X X H ↑ Data S_DATA passed directly to M Divider as it is clocked. NOTE: L = LOW H = HIGH X = Don't care ↑ = Rising edge transition ↓ = Falling edge transition								

TABLE 3B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE

VCO Frequency	M Divido	256	128	64	32	16	8	4	2	1
(MHz)	M Divide	M8	M7	M6	M5	M4	М3	M2	M1	МО
200	100	0	0	1	1	0	0	1	0	0
202	101	0	0	1	1	0	0	1	0	1
204	102	0	0	1	1	0	0	1	1	0
206	103	0	0	1	1	0	0	1	1	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
696	348	1	0	1	0	1	1	1	0	0
698	349	1	0	1	0	1	1	1	0	1
700	350	1	0	1	0	1	1	1	1	0

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

TABLE 3C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE

Inp	uts	N Divider Value	Output Frequency (MHz)			
N1	N0	N Divider value	Minimum	Maximum		
0	0	2	100	350		
0	1	4	50	175		
1	0	8	25	87.5		
1	1	1	200	700		



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V -0.5V to $V_{CC} + 0.5V$

 $\begin{array}{c} \text{Outputs, I}_{\text{O}} \\ \text{Continuous Current} \end{array}$ 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 37.8°C/W (0 lfpm) Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. DC Power Supply Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage	2, 40	3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage	3. 12	3.135	3.3	3.465	V
I _{EE}	Power Supply Current		14	115		mA
I _{CCA}	Analog Supply Current	CO.		15		mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, V_{CC} $= V_{CCO} = 3.3V \pm 5\%$, TA = 0°C TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	1		2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH} Input High Current	M0:M8, N0, N1, nP_LOAD, XTAL_SEL	$V_{CC} = V_{IN} = 3.465V$			5	μΑ	
	Input High Current	S_LOAD, S_DATA, S_CLOCK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	M0:M8, N0, N1, nP_LOAD, XTAL_SEL	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
I _{IL} In	Input Low Current	S_LOAD, S_DATA, S_CLOCK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{OH}	Output High Voltage; NOTE 1			2.6			V
V _{OL}	Output Low Voltage	; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to ${\rm V_{cco}/2}.$

Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	٧
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		0.95	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\!\scriptscriptstyle CCO}$ - 2V.



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation	Oscillation Fundamental				
Frequency		10		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 6. Input Frequency Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{IN}	Input Fraguanay	XTAL; NOTE 1		10		25	MHz
	Input Frequency	S_CLOCK		3 1		50	MHz

NOTE 1: For the crystal frequency range the M value must be set to achieve the minimum or maximum VCO frequency range of 200MHz or 700MHz. Using the minimum frequency of 10MHz, valid values of M are $160 \le M \le 511$. Using the maximum frequency of 25MHz, valid values of M are $64 \le M \le 224$.

Table 7. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
F _{out}	Output Freque	ency				700	MHz
tjit(per)	Period Jitter, F	RMS; NOTE 1, 2			TBD		ps
tjit(cc)	Cycle-to-Cycle	e Jitter; NOTE 1, 2			15		ps
t _R , t _F	Output Rise/F	all Time	20% to 80%		500		ps
	Setup Time	S_DATA to S_CLOCK		20			ns
t _s		S_CLOCK to S_LOAD		20			ns
		M, N to nP_LOAD		20		700 TBD 15	ns
	Hald Time	S_DATA to S_CLOCK		20			ns
I t _H	Hold Time	M, N to nP_LOAD		20			ns
t_	PLL Lock Time					10	ms
odc	Output Duty C	Cycle			50		%

See Parameter Measurement Information section.

Characterized using a 16MHz XTAL.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65


NOTE 2: See Applications section.




ICS84330-01


700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer


PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT





PERIOD JITTER



OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS84330-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, V_{\rm CCA}$ and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.




FIGURE 2. POWER SUPPLY FILTERING

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION




ICS84330-01

700MHz, Low JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER

CRYSTAL INTERFACE

The ICS84330-01 has been characterized with 18pF parallel resonant crystals. The external tuning capacitors C1 and C2 are not required if an 18pF parallel resonant crystal is used. If there is space available, it is recommended to provide spare

footprints C1 and C2 (size 0603 or 0402) while laying out the P.C. Board. These footprints provide option of optimizing frequency accuracy if needed.







ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS84330-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS84330-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 115mA = 398.5mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 1 * 30mW = 30mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 398.5mW + 30mW = 428.5mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 31.1°C/W per Table 8A below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.429\text{W} * 31.1^{\circ}\text{C/W} = 83.3^{\circ}\text{C}$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 8A. Thermal Resistance $\theta_{,i,a}$ for 28-pin PLCC, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Multi-Layer PCB, JEDEC Standard Test Boards
 37.8°C/W
 31.1°C/W
 28.3°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 8B. Thermal Resistance $\theta_{,ia}$ for 28-pin SOIC, Forced Convection

θ_{1A} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards76.2°C/W60.8°C/W53.2°C/WMulti-Layer PCB, JEDEC Standard Test Boards46.2°C/W39.7°C/W36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.




ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in the Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$\begin{split} & Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = \\ & [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW} \\ & Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = \\ & [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW} \end{split}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

RELIABILITY INFORMATION

Table 9A. $\theta_{\text{\tiny JA}}$ vs. Air Flow for 28 Lead PLCC Table

θ_{1A} by Velocity (Linear Feet per Minute)

0

200

500

Multi-Layer PCB, JEDEC Standard Test Boards

37.8°C/W

31.1°C/W

28.3°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 9B. θ_{JA} vs. Air Flow for 28 Lead SOIC Table

θ₁₄ by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 76.2°C/W
 60.8°C/W
 53.2°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 46.2°C/W
 39.7°C/W
 36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

84330CV-01

The transistor count for ICS84330-01 is: 4442



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

PACKAGE OUTLINE - V SUFFIX FOR 28 LEAD PLCC




TABLE 10A. PACKAGE DIMENSIONS

JEDEC VARIATION						
ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	MINIMUM	MAXIMUM				
N	28					
Α	4.19	4.57				
A1	2.29	3.05				
A2	1.57	2.11				
b	0.33	0.53				
С	0.19	0.32				
D	12.32	12.57				
D1	11.43	11.58				
D2	4.85	5.56				
E	12.32	12.57				
E1	11.43	11.58				
E2	4.85	5.56				

Reference Document: JEDEC Publication 95, MS-018



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

PACKAGE OUTLINE - M SUFFIX FOR 28 LEAD SOIC




TABLE 10B. PACKAGE DIMENSIONS

CVMDOL	Millimeters		
SYMBOL	MINIMUM	MAXIMUM	
N	28		
А		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	17.70	18.40	
E	7.40	7.60	
е	1.27 BASIC		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	0° 8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119



ICS84330-01

700MHz, Low Jitter, Crystal-to-3.3V Differential LVPECL Frequency Synthesizer

TABLE 11. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS84330CV-01	ICS84330CV-01	28 Lead PLCC	38 per Tube	0°C to 70°C
ICS84330CVT-01	ICS84330CV-01	28 Lead PLCC on Tape and Reel	500	0°C to 70°C
ICS84330CM-01	ICS84330CM-01	28 Lead SOIC	26 per Tube	0°C to 70°C
ICS84330CM-01T	ICS84330CM-01	28 Lead SOIC on Tape and Reel	1000	0°C to 70°C



The aforementioned trademark, $HiPerClockS^{TM}$ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.