


Ordering Code:

Order Number	Package Number			Package Description	-
FIN1032M	M16A	16-Lead Sm	nall Out	line Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	
FIN1032MTC	MTC16	16-Lead Th	in Shrin	K Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	
Devices also available	in Tape and Reel, Specify	by appending t	he suffix	letter "X" to the ordering code.	1

Function Table

1		Outputs			
	EN	EN	R _{IN+}	R _{OUT-}	R _{OUT}
	Н	Х	Н	L	Н
	Н	Х	L	Н	L
	Н	Х	Fail Safe Condition		Н
	Х	L	Н	L	Н
	Х	L	L	Н	L
	Х	L	Fail Safe	Condition	Н
	L	Н)	<	Z
H	H = HIGH Logic Level L = LOW Logic Level X = Don't Care				

Connection Diagram



H = HIGH Logic Level L = LOW Logic Level Fail Safe = Open, Shorted, Terminated Z = High Impedance

Pin Descriptions

Pin Name	Description
R _{OUT1} , R _{OUT2} , R _{OUT3} , R _{OUT4}	LVTTL Data Outputs
$R_{IN1+}, R_{IN2+}, R_{IN3+}, R_{IN4+}$	Non-Inverting LVDS Inputs
$R_{IN1-},R_{IN2-},R_{IN3-},R_{IN4-}$	Inverting LVDS Inputs
EN	Driver Enable Pin
EN	Inverting Driver Enable Pin
V _{CC}	Power Supply
GND	Ground

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6 V
DC Input Voltage (VIN)	-0.5V to +4.6 V
DC Input Voltage (V _{OUT})	-0.5V to 6 V
DC Output Current (I _O)	16 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Max Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 10,000 V
ESD (Machine Model)	≥ 500 V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0 V to 3.6 V
Magnitude of Differential Voltage	
(V _{ID})	100 mV to V_{CC}
Common-Mode Input Voltage (VIC)	0.05 V to 2.35V
Input Voltage (V _{IN})	0 to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Note 1. The "Absolute Maximum Ratings": are those	se values beyond which

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1 and Table 1	其用		100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
IN	Input Current	V _{IN} = 0V or V _{CC}			±20	μA
I _{I(OFF)}	Power-OFF Input Current	V _{CC} = 0V, V _{IN} = 0V or 3.6V			±20	μΑ
VIH	Input High Voltage (EN or EN)		2.0		V _{CC}	V
V _{IL}	Input Low Voltage (EN or EN)		GND		0.8	V
V _{он}	Output HIGH Voltage	I _{OH} = -100 μA	V _{CC} -0.2			v
		$I_{OH} = -8 \text{ mA}$	2.4			v
V _{OL}	Output LOW Voltage	I _{OH} = 100 μA			0.2	V
		I _{OL} = 8 mA			0.5	v
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
l _{oz}	Disabled Output Leakage Current	$EN = 0.8$ and $\overline{EN} = 2V$, $V_{OUT} = 3.6V$ or $0V$			±20	μΑ
los	Output Short Circuit Test	Receiver Enabled, V _{OUT} = 0V	-15		-100	mA
		(one output shorted at a time)	-15		-100	III.A
ccz	Disabled Power Supply Current	Receiver Disabled			5	mA
I _{CC}	Power Supply Current	Receiver Enabled, ($R_{IN+} = 1V$ and $R_{IN-} = 1.4V$)			15	mA
		or ($R_{IN+} = 1.4V$ and $R_{IN-} = 1V$)			15	mA
I _{PU/PD}	Output Power Up/Power Down	$V_{CC} = 0V$ to 1.5V			±20	μA
	High Z Leakage Current					
C _{IN}	Input Capacitance			3.5		pF
С _{оит}	Output Capacitance			6		pF

Note 2: All typical values are at T_A = 25°C and with V_{CC} = 3.3V.

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLH}	Propagation Delay LOW-to-HIGH		1.0		2.5	ns
t _{PHL}	Propagation Delay HIGH-to-LOW	1	1.0		2.5	ns
t _{TLH}	Output Rise Time (20% to 80%)	$ V_{ID} = 400 \text{ mV}, C_L = 10 \text{ pF},$		0.7	1.2	ns
t _{THL}	Output Fall Time (80% to 20%)	$R_L = 1k\Omega$		0.7	1.2	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	See Figure 1 and Figure 2			0.4	ns
t _{SK(LH)}	Channel-to-Channel Skew	1			0.3	ns
t _{SK(HL)}	(Note 4)				0.5	115
t _{SK(PP)}	Part-to-Part Skew (Note 5)	1			1.0	ns
f _{MAX}	Maximum Operating Frequency (Note 6)	$R_L = 1k\Omega$, $C_L = 10 \text{ pF}$, see Figure 1 and Figure 2	200	325		MHz
t _{ZH}	LVTTL Output Enable Time from Z to HIGH				5.0	ns
t _{ZL}	LVTTL Output Enable Time from Z to LOW	$R_L = 1k\Omega$, $C_L = 10 \text{ pF}$,			5.0	ns
t _{HZ}	LVTTL Output Disable Time from HIGH to Z	See Figure 3 and Figure 4			5.0	ns
t _{LZ}	LVTTL Output Disable Time from LOW to Z	1			5.0	ns

Note 4: t_{SK(LH)}, t_{SK(HL)} is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, $V_{ID} = 300$ mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%, $V_{OL} < 0.5V$, $V_{OH} > 2.4V$. All channels switching in phase.




Note A: All input pulses have frequency = 10MHz, t_R or t_F = 1ns


Note B: CL includes all probe and jig capacitances

FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mA)	Resulting Common Mode Input Voltage (V)		
VIA	V _{IA} V _{IB} V _{ID}		VIC		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		





FIN1032

