

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

GENERAL DESCRIPTION

The ICS843031 is a 1 Gigabit Ethernet Clock Generator and a member of the HiPerClocks™ family of high performance devices from ICS. The ICS843031 can synthesize 1 Gigabit Ethernet, SONET, or Serial ATA reference clock frequencies

with the appropriate choice of crystal and output divider. The ICS843031 has excellent phase jitter performance and is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- 1 differential 3.3V LVPECL output
- Crystal oscillator interface designed for 18pF parallel resonant crystals
- VCO frequency range: 580MHz 700MHz
- RMS phase jitter @312.5MHz (1.875MHz 20MHz): 0.5ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request

FREQUENCY TABLE

BLOCK DIAGRAM PIN ASSIGNMENT

843031AG **www.icst.com/products/hiperclocks.html** REV. A NOVEMBER 29, 2004 The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characterristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$ **, TA=0°C to 70°C**

TABLE 3B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{\text{cc}} = 3.3 \text{V} \pm 5\%$ **, Ta=0°C to 70°C**

TABLE 3C. LVPECL DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$ **,** $TA = 0^{\circ}C$ **to 70[°]C**

NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

TABLE 5. AC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$ **, TA=0°C to 70°C**

NOTE 1: Please refer to the Phase Noise Plot.

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

TYPICAL PHASE NOISE AT 312.5MHZ

OFFSET FREQUENCY (HZ)

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

PARAMETER MEASUREMENT INFORMATION

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

The ICS843031 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 1 below were determined using a 26.04167MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines.Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

FIGURE 2A. LVPECL OUTPUT TERMINATION FIGURE 2B. LVPECL OUTPUT TERMINATION

Integrated Circuit Systems, Inc.

PRELIMINARY

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843031. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843031 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{C} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- $Power (core)_{MAX} = V_{CC_MAX} * I_{EE_TYP} = 3.465V * 65mA = 225.2mW$
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power $_{\text{max}}$ (3.465V, with all outputs switching) = 225.2mW + 30mW = 255.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{1A} * Pd_{1B}$ total + T_n

 Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{14} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Ti for an ambient temperature of 70°C with all outputs switching is:

 70° C + 0.255W * 90.5 $^{\circ}$ C/W = 93.1 $^{\circ}$ C. This is well below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ**JA FOR 8-PIN TSSOP, FORCED CONVECTION**

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 4.

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V $_{\rm cc}$ - 2V.

For logic high, $V_{_{\text{OUT}}} = V_{_{\text{OH}_{_MAX}}} = V_{_{\text{CC}_{_MAX}}} - 0.9V$

$$
(V_{_{\text{CCO_MAX}}} - V_{_{\text{OH_MAX}}}) = 0.9V
$$

For logic low, $V_{\text{OUT}} = V_{\text{OLMAX}} = V_{\text{CC, MAX}} - 1.7V$

$$
(V_{\text{CCO_MAX}} - V_{\text{OL_MAX}}) = 1.7V
$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$
Pd_H = [(V_{\text{OH_MAX}} - (V_{\text{CC_MAX}} \cdot 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} \cdot V_{\text{OH_MAX}}) = [(2V - (V_{\text{CC_MAX}} \cdot V_{\text{OH_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} \cdot V_{\text{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8\text{mW}^2
$$

 $\mathsf{Pd}_\mathsf{L} = [(V_{\mathsf{OL}_{\text{MAX}}} - (V_{\mathsf{CC}_{\text{MAX}}} \text{-} 2V)) / \mathsf{R}_]^\star\ (V_{\mathsf{CC}_{\text{MAX}}} \text{-} V_{\mathsf{OL}_{\text{MAX}}}) = [(2V \text{-} (V_{\mathsf{CC}_{\text{MAX}}} \text{-} V_{\mathsf{OL}_{\text{MAX}}})) / \mathsf{R}_]^\star\ (V_{\mathsf{CC}_{\text{MAX}}} \text{-} V_{\mathsf{OL}_{\text{MAX}}}) =$ $[(2V - 1.7V)/50 Ω] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

RELIABILITY INFORMATION

TABLE 7. θ_{IA} VS. AIR FLOW TABLE FOR 8 LEAD TSSOP

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP

TABLE 8. PACKAGE DIMENSIONS

843031AG **www.icst.com/products/hiperclocks.html** REV. A NOVEMBER 29, 2004

Integrated **Circuit** Systems, Inc.

ICS843031 FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

TABLE 9. ORDERING INFORMATION

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or o in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are
not recommended without additional proce product for use in life support devices or critical medical instruments. The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.