# Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs

# **High-Performance Silicon-Gate CMOS**

The MC74HCT373A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT373A is identical in pinout to the LS373.

The eight latches of the HCT373A are transparent D-type latches. While the Latch Enable is high the Q outputs follow the Data Inputs. When Latch Enable is taken low, data meeting the setup and hold times becomes latched.

The Output Enable does not affect the state of the latch, but when Output Enable is high, all outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.


The HCT373A is identical in function to the HCT573A, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT533A, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard
   No. 74
- Chip Complexity: 196 FETs or 49 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein
  apply to both standard and Pb-free devices. Please see our website at
  www.onsemi.com for specific Pb-free orderable part numbers, or
  contact your local ON Semiconductor sales office or representative.



# ON Semiconductor®

http://onsemi.com




# A = Assembly Location WL = Wafer Lot

WL = Wafer Lot YY = Year WW = Work Week

# ORDERING INFORMATION

Device	Package	Shipping
MC74HCT373AN	PDIP-20	1440 / Box
MC74HCT373ADW	SOIC-WIDE	38 / Rail
MC74HCT373ADWR2	SOIC-WIDE	1000 / Reel
MC74HCT373ADT	TSSOP-20	75 / Rail
MC74HCT373ADTR2	TSSOP-20	2500 / Reel

# LOGIC DIAGRAM



#### **PIN ASSIGNMENT**

OUTPUT <sub>[</sub>	1•	20	v <sub>cc</sub>
ENABLE Q0 [	2	19	] Q7
D0 [	3	18	] D7
D1 [	4	17	] D6
Q1 [	5	16	] Q6
Q2 [	6	15	] Q5
D2 [	7	14	] D5
D3 [	8	13	] D4
Q3 [	9	12	] Q4
GND [	10	11	LATCH ENABLE

## **FUNCTION TABLE**

	Inputs		
Output Enable	Latch Enable	D	Q
L,	<b>а</b> Н	Н	Н
L.ar	Н	L	L
41	L	Х	No Change
an a	X	Х	Z

X = don't care
Z = high impedance

Design Criteria	Value	Units
Internal Gate Count*	49	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	pJ

<sup>\*</sup>Equivalent to a two-input NAND gate.

#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + $0.5$	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ + $0.5$	V
I <sub>in</sub>	DC Input Current, per Pin	±[ <b>2</b> 0	mA
I <sub>out</sub>	DC Output Current, per Pin	±[ <b>3</b> 5	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±[ <b>]</b> 75	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC, SSOP or TSSOP Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: – 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	nbol Parameter		Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	٧
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	uaranteed Limit		
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	– 55 to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out}$ = 0.1 V or $V_{CC}$ – 0.1 V $ I_{out}  \le 20 \mu A$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	±[0.1	± <u>1</u> 1.0	± <u>∏</u> 1.0	μΑ
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High-Impedance State $V_{in} = V_{IL}$ or $V_{IH}$ $V_{out} = V_{CC}$ or GND	5.5	±[0.5	±[5.0	±[10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	5.5	4.0	40	160	μΑ

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

<sup>†</sup>Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

$\Delta I_{CC}$	Additional Quiescent Supply Current	V <sub>in</sub> = 2.4 V, Any One Input V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs	5.5	≥ <b>-55°C</b>	25°C to 125°C	mA
	Odirent	$I_{\text{out}} = 0  \mu \text{A}$		2.9	2.4	

NOTE: 1. Total Supply Current =  $I_{CC} + \Sigma \Delta I_{CC}$ . NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

# AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = $5.0 \text{ V} \pm 10\%$ , C<sub>L</sub> = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

			aranteed Lir	nit	
Symbol	Parameter	– 55 to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	28	35	42	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	32	40	48	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	30	38	45	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	35	44	53	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 5)	12	15	18	ns
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).


Ī			Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
	$C_PD$	Power Dissipation Capacitance (Per Latch)*	65	pF

<sup>\*</sup>Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

# TIMING REQUIREMENTS ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , Input $t_r = t_f = 6.0 \text{ ns}$ )

		Guaranteed Limit			
Symbol	Parameter	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>su</sub>	Minimum Setup Time, Input D to Latch Enable (Figure 4)	10	13	15	ns
t <sub>h</sub>	Minimum Hold Time, Latch Enable to Input D (Figure 4)	10	13	15	ns
t <sub>w</sub>	Minimum Pulse Width, Latch Enable (Figure 2)	12	15	18	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns

## **EXPANDED LOGIC DIAGRAM**



# **SWITCHING WAVEFORMS**






Figure 3. Figure 4.

#### **TEST CIRCUITS**



\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance


Figure 5.


Figure 6.




## **PACKAGE DIMENSIONS**

#### PDIP-20 **N SUFFIX**





-A-




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
E	0.050 BSC		1.27	BSC
F	0.050	0.070	1.27	1.77
G	0.100 BSC		2.54	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300	BSC	7.62	BSC
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

#### SO-20 **DW SUFFIX**

CASE 751D-05 ISSUE F



**D** 20 PL

- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- PER ASME 114-50M, 1994.

  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.


  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL
  BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
Ĺ	0.50	0.90	
	• 0	- ^	

#### PACKAGE DIMENSIONS







#### NOTES:

- 1. DIMEINO. 2 Y14.5M, 1982. DIMENSIONING AND TOLERANCING PER ANSI
- 114-3/M, 1962.

  CONTROLLING DIMENSION: MILLIMETER.

  DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED
- FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

ON Semiconductor and up are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice ON Semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim allegas that SCILLC is an Equal of the source of the particular of the source of the particular of the source of the particular of the source o associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA **Phone**: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative